## 12-Bit, 400 MSPS A/D Converter

## FEATURES

400 MSPS sample rate
SNR of 63 dBFS @ 128 MHz
SFDR of 70 dBFS @ 128 MHz
VSWR of 1:1.5
Wideband ac-coupled input signal conditioning
Enhanced spurious-free dynamic range
Single-ended or differential encode signal
LVDS output levels
Twos complement output data

## APPLICATIONS

Communications test equipment
Radar and satellite subsystems
Phased array antennas-digital beam
Multichannel, multimode receivers
Secure communications
Wireless and wired broadband communications
Wideband carrier frequency systems

## GENERAL DESCRIPTION

The AD12400 is a 12 -bit analog-to-digital converter (ADC) with a transformer-coupled analog input and digital postprocessing for enhanced SFDR. The product operates at a 400 MSPS conversion rate with outstanding dynamic performance in wideband carrier systems.

The AD12400 requires 3.8 V analog, 3.3 V digital, and 1.5 V digital supplies, and provides a flexible encode signal that can be differential or single-ended. No external reference is required.

The AD12400 package style is an enclosed $2.9^{\prime \prime} \times 2.6^{\prime \prime} \times 0.6^{\prime \prime}$ module. Performance is rated over a $0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ case temperature range.


## PRODUCT HIGHLIGHTS

1. Guaranteed sample rate of 400 MSPS.
2. Input signal conditioning with optimized dynamic performance to 180 MHz .
3. Additional performance options available; contact factory.
4. Proprietary Advanced Filter Bank ( $\mathrm{AFB}^{\mathrm{mm}}$ ) digital postprocessing from V Corp Technologies, Inc.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable.

## TABLE OF CONTENTS

Specifications.3DC Specifications ..... 3
AC Specifications .....  4
Absolute Maximum Ratings .....  5
Explanation of Test Levels .....  5
ESD Caution ..... 5
Pin Configuration and Function Descriptions. .....  7
Terminology .....  9
Typical Performance Characteristics ..... 11
Theory of Operation ..... 13
Time-Interleaving ADCs ..... 13
Analog Input ..... 13
Clock Input. ..... 13
REVISION HISTORY
6/05-Rev. 0 to Rev. A
Changes to Table 2 .....  4
Changes to Figure 3 ..... 6
Changes to Table 5. .....  6
Renamed Definition of Specifications Section to
Terminology Section .....  9
Changes to LEAD/LAG Section ..... 14
Changes to Ordering Guide ..... 22
Digital Outputs ..... 14
Power Supplies ..... 14
Start-Up and RESET ..... 14
LEAD/LAG ..... 14
Thermal Considerations ..... 14
Package Integrity/Mounting Guidelines ..... 15
AD12400 Evaluation Kit ..... 16
Layout Guidelines ..... 21
PCB Interface. ..... 21
Outline Dimensions ..... 22
Ordering Guide ..... 22

## 11/03-Revision 0: Initial Version

## SPECIFICATIONS

DC SPECIFICATIONS
$\mathrm{VA}=3.8 \mathrm{~V}, \mathrm{VC}=3.3 \mathrm{~V}, \mathrm{VD}=1.5 \mathrm{~V}$, encode $=400 \mathrm{MSPS}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {CASE }} \leq 60^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


[^0]
## AD12400

## AC SPECIFICATIONS ${ }^{1}$

$\mathrm{VA}=3.8 \mathrm{~V}, \mathrm{VC}=3.3 \mathrm{~V}, \mathrm{VD}=1.5 \mathrm{~V}$, encode $=400 \mathrm{MSPS}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{CASE}} \leq 60^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter |  | Case Temp | Test Level | AD12400JWS |  |  | AD12400KWS |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| SNR |  |  |  |  |  |  |  |  |  |  |
| Analog Input @ -1.0 dBFS | 10 MHz | Full | I | 62 | 64.4 |  | 62 | 64.4 |  | dBFS |
|  | 70 MHz | Full | I | 61.5 | 64 |  | 61.5 | 64 |  | dBFS |
|  | 128 MHz | Full | 1 | 60 | 63.5 |  | 60 | 63.5 |  | dBFS |
|  | 180 MHz | Full | I | 60 | 62.5 |  | 60 | 62.5 |  | dBFS |
| SINAD ${ }^{3}$ |  |  |  |  |  |  |  |  |  |  |
| Analog Input @ -1.0 dBFS | 10 MHz | Full | I | 61 | 64 |  | 61 | 64 |  | dBFS |
|  | 70 MHz | Full | I | 60.5 | 64 |  | 60.5 | 64 |  | dBFS |
|  | 128 MHz | Full | I | 59 | 62.5 |  | 59 | 62.5 |  | dBFS |
|  | 180 MHz | Full | I | 57 | 61 |  | 57 | 61 |  | dBFS |
| Spurious-Free Dynamic Range ${ }^{3}$ |  |  |  |  |  |  |  |  |  |  |
| Analog Input$@-1.0 \mathrm{dBFS}$ | 10 MHz | Full | 1 | 69 | 80 |  | 69 | 80 |  | dBFS |
|  | 70 MHz | Full | I | 69 | 84 |  | 69 | 84 |  | dBFS |
|  | 128 MHz | Full | I | 67 | 76 |  | 67 | 76 |  | dBFS |
|  | 180 MHz | Full | I | 62 | 71 |  | 62 | 71 |  | dBFS |
| Image Spur ${ }^{4}$ |  |  |  |  |  |  |  |  |  |  |
| Analog Input$@-1.0 \mathrm{dBFS}$ | 10 MHz | Full | I | 60 | 75 |  | 62 | 75 |  | dBFS |
|  | 70 MHz | Full | I | 60 | 72 |  | 62 | 72 |  | dBFS |
|  | 128 MHz | Full | I | 56 | 70 |  | 62 | 70 |  | dBFS |
|  | 180 MHz | Full | I | 54 | 70 |  | 62 | 70 |  | dBFS |
| Offset Spur ${ }^{4}$ |  |  |  |  |  |  |  |  |  |  |
| Analog Input @ -1.0 dBFS |  | $60^{\circ} \mathrm{C}$ | V |  | 65 |  |  | 65 |  | dBFS |
| Two-Tone IMD ${ }^{5}$ F1, F2 @ -6dBFS |  | $60^{\circ} \mathrm{C}$ | V |  | -75 |  |  | -75 |  | dBc |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |  |  |  |  |
| Conversion Rate ${ }^{6}$ |  | Full | IV | 396 | 400 | 404 | 396 | 400 | 404 | MSPS |
| Encode Pulse Width High ( $\left.\mathrm{t}_{\text {EH }}\right)^{1}$ |  | $60^{\circ} \mathrm{C}$ | V |  | 1.25 |  |  | 1.25 |  |  |
| Encode Pulse Width Low (tel) ${ }^{1}$ |  | $60^{\circ} \mathrm{C}$ | V |  | 1.25 |  |  | 1.25 |  | ns |
| DIGITAL OUTPUT PARAMETERS |  |  |  |  |  |  |  |  |  |  |
| Valid Time (tv) |  | Full | IV | 1.9 | 2.4 | 3.1 | 1.9 | 2.4 | 3.1 | ns |
| Propagation Delay (tpd) |  | $60^{\circ} \mathrm{C}$ | V |  | 1.20 |  |  | 1.20 |  | ns |
| Rise Time ( $\mathrm{t}_{\mathrm{R}}$ ) (20\% to 80\%) |  | $60^{\circ} \mathrm{C}$ | V |  | 1 |  |  | 1 |  | ns |
| Fall Time ( $\mathrm{t}_{\mathrm{F}}$ ) (20\% to 80\%) |  | $60^{\circ} \mathrm{C}$ | V |  | 1 |  |  |  |  | ns |
| DR Propagation Delay (tedr) |  | $60^{\circ} \mathrm{C}$ | V |  | 3.88 |  |  | 3.88 |  | ns |
| Data to DR Skew (teDr - tpd |  | $60^{\circ} \mathrm{C}$ | V |  | 2.68 |  |  | 2.68 |  | ns |
| Pipeline Latency ${ }^{7}$ |  | Full | IV |  | 74 |  |  | 74 |  | Cycles |
| Aperture Delay ( $\mathrm{t}_{\mathrm{A}}$ ) |  | $60^{\circ} \mathrm{C}$ | IV |  | 1.6 |  |  | 1.6 |  | ns |
| Aperture Uncertainty (Jitter, $\mathrm{t}_{\text {J }}$ ) |  | $60^{\circ} \mathrm{C}$ | V |  | 0.4 |  |  | 0.4 |  | ps rms |

${ }^{1}$ All ac specifications tested with a single-ended, 2.0 V p-p encode.
${ }^{2}$ Dynamic performance guaranteed for analog input frequencies of 10 MHz to 180 MHz .
${ }^{3}$ Not including image spur.
${ }^{4}$ The image spur is at $\mathrm{f}_{s} / 2-\mathrm{A}_{\text {IN }}$; the offset spur is at $\mathrm{f}_{\mathrm{s}} / 2$.
${ }^{5} \mathrm{~F} 1=70 \mathrm{MHz}, \mathrm{F} 2=73 \mathrm{MHz}$.
${ }^{6}$ Parts are tested with 400 MSPS encode. Device can be clocked at lower encode rates, but specifications are not guaranteed. Specifications are guaranteed by design for encode 400 MSPS $\pm 1 \%$.
${ }^{7}$ Pipeline latency is exactly 74 cycles.

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Value |
| :--- | :--- |
| VA to AGND | 5 V |
| VC to DGND | 4 V |
| VD to DGND | 1.65 V |
| Analog Input Voltage | $6 \mathrm{~V}(\mathrm{dc})$ |
| Analog Input Power | $18 \mathrm{dBm}(\mathrm{ac})$ |
| Encode Input Voltage | $6 \mathrm{~V}(\mathrm{dc})$ |
| Encode Input Power | $12 \mathrm{dBm}(\mathrm{ac})$ |
| Logic Inputs and Outputs to DGND | 5 V |
| Storage Temperature Range, Ambient | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ |

## EXPLANATION OF TEST LEVELS

| Level | Description |
| :--- | :--- |
| I | $100 \%$ production tested. |
| II | $100 \%$ production tested at $25^{\circ} \mathrm{C}$ and sample tested at <br> specified temperatures. |
| III | Sample tested only. <br> IV <br> Parameter is guaranteed by design and characterization <br> testing. |
| V | Parameter is a typical value only. <br> $100 \%$ production tested at $25^{\circ} \mathrm{C} ;$ guaranteed by design <br> and characterization testing for industrial temperature |
|  | range; $100 \%$ production tested at temperature <br> extremes for military devices. |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 4. Output Coding (Twos Complement)

| Code | A IN (V) | Digital Output |
| :--- | :--- | :--- |
| 4095 | +1.6 | 011111111111 |
| . | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ |
| . | - | 000000000000 |
| 2048 | -0.000781 | 111111111111 |
| . | $\cdot$ | $\cdot$ |
| . | -1.6 | 100000000000 |

Table 5. Option Pin List with Necessary Associated Circuitry

| Pin Name | Active <br> High or <br> Low | Logic <br> Level <br> Type | Default <br> Level | Associated <br> Circuitry <br> Within Part |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\text { RESET }}$ | Low | LVTTL | High <br> LEAD/LAG | Low |



Figure 2. Encode Equivalent Circuit


NOTES

1. DATA LOST DUE TO ASSERTION OF LEAD/LAG. LATENCY OF 74 ENCODE CLOCK CYCLES BEFORE DATA VALID.
2. IF A SINGLE-ENDED SINE WAVE IS USED FOR ENCODE, USE THE ZERO CROSSING POINT (AC-COUPLED) AS THE 50\% POINT AND APPLY THE SAME TIMING INFORMATION.
3. THE LEAD/LAG PIN IS USED TO SYNCHRONIZE THE COLLECTION OF DATA INTO EXTERNAL BUFFER MEMORIES THE LEAD/LAG PIN CAN BE APPLIED SYNCHRONOUSLY OR ASYNCHRONOUSLY TO THE AD12400. IF APPLIED ASYNCHRONOUSLY, LEAD/LAG MUST BE HELD LOW FOR A MINIMUM OF 5ns TO ENSURE CORRECT OPERATION THE FUNCTION SHUTS OFF DRA AND DRB UNTIL THE LEAD/LAG PIN IS SET HIGH AGAIN. DRA AND DRB RESUME ON THE NEXT VALID DRA AFTER LEADILAG IS RETURNED HIGH. IF THIS FEATURE IS NOT REQUIRED, TIE THIS PIN TO 3.3 V THROUGH A $3.74 \mathrm{k} \Omega$ RESISTOR.

Figure 3. Timing Diagram


Figure 4. Highlighted Timing Diagram

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



BOTTOM VIEW


LEFT SIDE VIEW
notes

1. FOR MATING HALF, USE SAMTEC, INC.
${ }^{1}$ INTEGRAL GROUND PLANE CONNECTIONS. PART NO. QSE-60-01-L-D-A-K. SECTION A = DGND, PINS 121-124. SECTION B = DGND, PINS 125-128. SECTION C = AGND, PINS 129-132.


Figure 5. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 to 4 | VC | Digital Supply, 3.3 V . |
| 5 | RESET | LVTTL. $0=$ device reset. Minimum width $=200 \mathrm{~ns}$. Device resumes operation after 600 ms maximum. |
| $\begin{aligned} & 6 \text { to } 9,11,13 \text { to } 16,49 \\ & 51,52,79,96 \text { to } 108 \end{aligned}$ | DNC | Do Not Connect. |
| 10 | $\overline{\text { DRB }}$ | Channel B Data Ready. Complement output. |
| 12 | DRB | Channel B Data Ready. True output. |
| 17 | DB11- | Channel B Data Bit 11. Complement output bit. |
| 18 | DB10- | Channel B Data Bit 10. Complement output bit. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 19 | DB11+ | Channel B Data Bit 11. True output bit. |
| 20 | DB10+ | Channel B Data Bit 10. True output bit. |
| 21 | DB9- | Channel B Data Bit 9. Complement output bit. |
| 22 | DB8- | Channel B Data Bit 8. Complement output bit. |
| 23 | DB9+ | Channel B Data Bit 9. True output bit. |
| 24 | DB8+ | Channel B Data Bit 8. True output bit. |
| 25 | DB7- | Channel B Data Bit 7. Complement output bit. |
| 26 | DB6- | Channel B Data Bit 6. Complement output bit. |
| 27 | DB7+ | Channel B Data Bit 7. True output bit. |
| 28 | DB6+ | Channel B Data Bit 6. True output bit. |
| 29 | DB5- | Channel B Data Bit 5. Complement output bit. |
| 30 | DB4- | Channel B Data Bit 4. Complement output bit. |
| 31 | DB5+ | Channel B Data Bit 5. True output bit. |
| 32 | DB4+ | Channel B Data Bit 4. True output bit. |
| 33 | DB3- | Channel B Data Bit 3. Complement output bit. |
| 34 | DB2- | Channel B Data Bit 2. Complement output bit. |
| 35 | DB3+ | Channel B Data Bit 3. True output bit. |
| 36 | DB2+ | Channel B Data Bit 2. True output bit. |
| 37 | DB1- | Channel B Data Bit 1. Complement output bit. |
| 38 | DB0- | Channel B Data Bit 0. Complement output bit. DB0 is LSB. |
| 39 | DB1+ | Channel B Data Bit 1. True output bit. |
| 40 | DB0+ | Channel B Data Bit 0. True output bit. DB0 is LSB. |
| 41 to 48 | VD | Digital Supply, 1.5 V. |
| 50 | PASS | LVTTL. Factory use only. (DNC). |
| 53 | DA11- | Channel A Data Bit 11. Complement output bit. |
| 54 | DA10- | Channel A Data Bit 10. Complement output bit. |
| 55 | DA11+ | Channel A Data Bit 11. True output bit. |
| 56 | DA10+ | Channel A Data Bit 10. True output bit. |
| 57 | DA9- | Channel A Data Bit 9. Complement output bit. |
| 58 | DA8- | Channel A Data Bit 8. Complement output bit. |
| 59 | DA9+ | Channel A Data Bit 9. True output bit. |
| 60 | DA8+ | Channel A Data Bit 8. True output bit. |
| 61 | DA7- | Channel A Data Bit 7. Complement output bit. |
| 62 | DA6- | Channel A Data Bit 6. Complement output bit. |
| 63 | DA7+ | Channel A Data Bit 7. True output bit. |
| 64 | DA6+ | Channel A Data Bit 6. True output bit. |
| 65 | DA5- | Channel A Data Bit 5. Complement output bit. |
| 66 | DA4- | Channel A Data Bit 4. Complement output bit. |
| 67 | DA5+ | Channel A Data Bit 5. True output bit. |
| 68 | DA4+ | Channel A Data Bit 4. True output bit. |
| 69 | DA3- | Channel A Data Bit 3. Complement output bit. |
| 70 | DA2- | Channel A Data Bit 2. Complement output bit. |
| 71 | DA3+ | Channel A Data Bit 3. True output bit. |
| 72 | DA2+ | Channel A Data Bit 2. True output bit. |
| 73 | DA1- | Channel A Data Bit 1. Complement output bit. |
| 74 | DA0- | Channel A Data Bit 0. Complement output bit. DA0 is LSB. |
| 75 | DA1+ | Channel A Data Bit 1. True output bit. |
| 76 | DA0+ | Channel A Data Bit 0. True output bit. DA0 is LSB. |
| 77 | LEAD/LAG | Typically DNC. See the LEAD/LAG section. |
| 78 | $\overline{\text { DRA }}$ | Channel A Data Ready. Complement output. |
| 80 | DRA | Channel A Data Ready. True output. |
| $\begin{aligned} & 81 \text { to } 95,109 \text { to } 112 \text {, } \\ & 129 \text { to } 132^{1} \end{aligned}$ | AGND | Analog Ground. |
| 113 to 120 | VA | Analog Supply, 3.8 V. |
| 121 to $128^{1}$ | DGND | Digital Ground. |

## TERMINOLOGY

## Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB .

## Aperture Delay

The delay between the $50 \%$ point on the rising edge of the ENCODE command and the instant at which the analog input is sampled.

## Analog Input VSWR (50 $\Omega$ )

The voltage standing wave ratio (VSWR) is a ratio of the transmitted and reflected signals. The VSWR can be related to input impedance

$$
\Gamma=\left(Z_{L}-Z_{S}\right) /\left(Z_{L}+Z_{S}\right)
$$

where:
$Z_{L}=$ actual load impedance.
$Z_{s}=$ reference impedance.

$$
V S W R=(1-|\Gamma|) /(1+|\Gamma|)
$$

## Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

## Differential Nonlinearity

The deviation of any code width from an ideal 1 LSB step.

## Distortion, Image Spur

The ratio of the rms signal amplitude to the rms signal amplitude of the image spur, reported in dBFS. The image spur, a result of gain and phase errors between two time-interleaved conversion channels, is located at $\mathrm{f}_{\mathrm{s}} / 2-\mathrm{f}_{\text {AIN }}$.

## Distortion, Offset Spur

The ratio of the rms signal amplitude to the rms signal amplitude of the offset spur, reported in dBFS. The offset spur, a result of offset errors between two time-interleaved conversion channels, is located at $\mathrm{f}_{\mathrm{s}} / 2$.

## Effective Number of Bits (ENOB)

Calculated from the measured SNR based on the equation

$$
E N O B=\frac{S N R_{\text {MEASURED }}-1.76 \mathrm{~dB}}{6.02}
$$

## Encode Pulse Width/Duty Cycle

Pulse width high is the minimum amount of time the ENCODE pulse should be left in Logic 1 state to achieve rated performance; pulse width low is the minimum time the ENCODE pulse should be left in low state.

## Full-Scale Input Power

Expressed in dBm . Computed using the following equation:

$$
\text { POWER }_{\text {full-scale }}=10 \log \left(\left(V^{2} \text { Full-Scale }{ }^{\text {rms }}\right) /\left(\left|Z_{\text {INPUT }}\right| \times 0.001\right)\right)
$$

## Full-Scale Input Voltage Range

The maximum peak-to-peak input signal magnitude that results in a full-scale response, 0 dBFS on a single-tone input signal case. Any magnitude increase from this value results in an overrange condition.

## Gain Error

The difference between the measured and ideal full-scale input voltage range of the ADC.

## Harmonic Distortion, Second

The ratio of the rms signal amplitude to the rms value of the second harmonic component, reported in dBFS.

## Harmonic Distortion, Third

The ratio of the rms signal amplitude to the rms value of the third harmonic component, reported in dBFS.

## Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a best straight line determined by a least square curve fit.

## Maximum Conversion Rate

The maximum ENCODE rate at which the image spur calibration degrades no more than 1 dB (when the image spur is 70 dB ).

## Minimum Conversion Rate

The minimum ENCODE rate at which the image spur calibration degrades no more than 1 dB (when the image spur is 70 dB ).

## Offset Error

The dc offset imposed on the input signal by the ADC, reported in LSB (codes).

Output Propagation Delay
The delay between a differential crossing of ENCODE and
ENCODE (or zero crossing of a single-ended ENCODE).

## Pipeline Latency

The number of clock cycles the output data lags the corresponding clock cycle.

## Power Supply Rejection Ratio (PSRR)

The ratio of power supply voltage change to the resulting ADC output voltage change.

## AD12400

## Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude (set 1 dB below full scale) to the rms value of the sum of all other spectral components, including harmonics, but excluding dc and image spur.

## Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc.

## Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component, except the image spur. The peak spurious component may or may not be an harmonic. It can be reported in dBc (that is, degrades as signal level is lowered) or dBFS (always related back to converter full-scale).

## Total Noise

Calculated as
where:
$Z$ is the input impedance.
$F S$ is the full scale of the device for the frequency in question.
$S N R$ is the value of the particular input level.
Signal is the signal level within the ADC reported in dB below full scale. This value includes both thermal and quantization noise.

## Two-Tone Intermodulation Distortion Rejection

The ratio of the rms value of either input tone to the rms value of the worst third-order intermodulation product; reported in dBc .

## Two-Tone SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. It can be reported in dBc (that is, degrades as signal level is lowered) or in dBFS (always related back to converter full-scale).

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. FFT: $f_{S}=400 \mathrm{MSPS}, A_{i N}=10.123 \mathrm{MHz} @-1.0 \mathrm{dBFS}$;
$X=$ Image Spur, $N$ - Interleaved Offset Spur


Figure 7. FFT: $f_{S}=400 \mathrm{MSPS}, A_{I N}=65.123 \mathrm{MHz} @-1.0 \mathrm{dBFS}$; $X=$ Image Spur, $N$ - Interleaved Offset Spur


Figure 8. FFT: $f_{S}=400 \mathrm{MSPS}, A_{I N}=128.123 \mathrm{MHz} @-1.0 \mathrm{dBFS}$; $X=$ Image Spur, $N$ - Interleaved Offset Spur


Figure 9. FFT: $f_{s}=400 \mathrm{MSPS}, A_{I N}=180.123 \mathrm{MHz} @-1.0 \mathrm{dBFS}$; X = Image Spur, N - Interleaved Offset Spur


Figure 10. Two-Tone Intermodulation Distortion
(25.1 MHz and 28.1 MHz; $f_{S}=400 \mathrm{MSPS}$ );

X = Image Spur, $N$ - Interleaved Offset Spur


Figure 11. Two-Tone Intermodulation Distortion
( 70.1 MHz and $73.1 \mathrm{MHz} ; f_{s}=400 \mathrm{MSPS}$ );
X = Image Spur, $N$ - Interleaved Offset Spur


Figure 12. Two-Tone Intermodulation Distortion (178.1 MHz and $182.1 \mathrm{MHz} ; f s=400 \mathrm{MSPS}$ ), SFDR $=70 \mathrm{dBc}$; X = Image Spur, $N$ - Interleaved Offset Spur


Figure 13. Interleaved Gain Flatness


Figure 14. Second/Third Harmonics and Image Spur vs. Analog Input Level; $f_{s}=400 \mathrm{MSPS}, A_{i N}=70 \mathrm{MHz}$


Figure 15. Harmonics vs. Analog Input Frequency


Figure 16. SNR vs. Analog Input Frequency


Figure 17. VD Supply Current vs. AIN Frequency

## THEORY OF OPERATION

The AD12400 uses two high speed, 12 -bit ADCs in a timeinterleaved configuration to double the sample rate, while maintaining a high level of dynamic range performance. The digital output of each ADC channel is calibrated using a proprietary digital postprocessing technique, Advanced Filter Bank (AFB). AFB is implemented using a state-of-the-art field programmable gate array (FPGA) and provides a wide bandwidth and wide temperature match for any gain, phase, and clock timing errors between each ADC channel.

## TIME-INTERLEAVING ADCS

When two ADCs are time-interleaved, gain and/or phase mismatches between each channel produce an image spur at $f_{s} / 2-f_{\text {AIN }}$ and an offset spur as shown in Figure 18. These mismatches can be the result of any combination of device tolerance, temperature, and frequency deviations.


Figure 18. Image Spur due to Mismatches Between Two Interleaved ADCs (No AFB Digital Postprocessing)

Figure 19 shows the performance of a similar converter with on-board AFB postprocessing implemented. The -44 dBFS image spur has been reduced to -77 dBFS and, as a result, the dynamic range of this time-interleaved ADC is no longer limited by the channel matching.


Figure 19. AD12400 with AFB Digital Postprocessing

The relationship between image spur and channel mismatches is captured in Table 7 for specific conditions.
Table 7. Image Spur vs. Channel Mismatch

| Gain Error (\%) | Aperture Delay Error (ps) | Image Spur <br> (dBc) |
| :--- | :--- | :--- |
| 1 | 15 | -40 |
| 0.25 | 2.7 | -54 |
| 0.2 | 1.1 | -62 |
| 0.025 | 0.5 | -70 |

For a more detailed description of time-interleaving in ADCs and a design example using the AD12400, refer to "Advanced Digital Post-Processing Techniques Enhance Performance in Time Interleaved ADC Systems," published in the August, 2003 edition of Analog Dialogue. This article can be found at http://www.analog.com/analogDialogue.

## ANALOG INPUT

The AD12400 analog input is ac-coupled using a proprietary transformer front-end circuit that provides 1 dB of gain flatness over the first Nyquist zone and a -3 dB bandwidth of 450 MHz . This front-end circuit provides a VSWR of $1.5(50 \Omega)$ over the first Nyquist zone, and the typical full-scale input is 3.2 V p-p. The Mini-Circuits ${ }^{\ominus}$ HELA-10 amplifier module can be used to drive the input at these power levels.

## CLOCK INPUT

The AD12400 requires a 400 MSPS encode that is divided by 2 and distributed to each ADC channel, $180^{\circ}$ out of phase from each other. Internal ac coupling and bias networks provide the framework for flexible clock input requirements that include single-ended sine wave, single-ended PECL, and differential PECL. While the AD12400 is tested and calibrated using a single-ended sine wave, properly designed PECL circuits that provide fast slew rates ( $>1 \mathrm{~V} / \mathrm{ns}$ ) and minimize ringing result in comparable dynamic range performance.

Aperture jitter and harmonic content are two major factors to consider when designing the input clock circuit for the AD12400. The relationship between aperture jitter and SNR can be characterized using the following equation. The equation assumes a full-scale, single-tone input signal.
$S N R=$
$-20 \log \left[\sqrt{\left(20 \pi \times f_{A} \times 0 t_{\text {JRMS }}\right)^{2}+\frac{1}{1.5} \times\left(\frac{1+\varepsilon}{2^{N}}\right)^{2}+\left(\frac{2 \sqrt{2} \times V_{\text {NOISErms }}}{2^{N}}\right)^{2}}\right]$
where:
$f_{A}=$ input frequency.
$t_{\text {JRMS }}=$ aperture jitter.
$N=$ ADC resolution (bits).
$\varepsilon=\mathrm{ADCDNL}(\mathrm{LSB})$.
$V_{\text {NOISE }}=\mathrm{ADC}$ input noise (LSBrms).

## AD12400

Figure 20 displays the application of this relationship to a fullscale, single-tone input signal on the AD12400, where the DNL was assumed to be 0.4 LSB , and the input noise was assumed to be 0.8 LSBrms. The vertical marker at 0.4 ps displays the SNR at the jitter level present in the AD12400 evaluation system, including the jitter associated with the AD12400 itself.


Figure 20. SNR vs. Aperture Jitter
In addition to jitter, the harmonic content of the single-ended sine wave clock sources must be controlled. The clock source used in the test and calibration process has an harmonic performance that is better than 60 dBc . Also, when using PECL or other square-wave clock sources, unstable behavior, such as overshoot and ringing, can affect phase matching and degrade the image spur performance.

## DIGITAL OUTPUTS

The AD12400's digital postprocessing circuit provides two parallel, 12-bit, 200 MSPS data output buses. By providing two output busses that operate at one half the conversion rate, the AD12400 eliminates the need for large, expensive, high power demultiplexing circuits. The output data format is twos complement, maintaining the standard set by other high speed ADCs, such as the AD9430 and AD6645. Data-ready signals are provided for facilitating proper timing in the data capture circuit. The digital postprocessing circuit can be configured to provide alternate data output formats.

## POWER SUPPLIES

The AD12400 requires three different supply voltages: a 1.5 V supply for the digital postprocessing circuit, a 3.3 V supply to facilitate digital I/O through the system, and a 3.8 V supply for the analog conversion and clock distribution circuits. The AD12400 incorporates two key features that result in solid PSRR performance. First, on-board linear regulators are used to provide an extra level of power supply rejection for the analog circuits. The linear regulator used to supply the ADCs provides an additional 60 dB of rejection at 100 kHz . Second, in order to address higher frequency noise (where the linear regulators' rejection degrades), the AD12400 incorporates high quality ceramic decoupling capacitors.

While this product has been designed to provide good PSRR performance, system designers need to be aware of the risks associated with switching power supplies and consider using linear regulators in their high speed ADC systems. Switching power supplies typically produces both conducted and radiated energy that result in common-/differential-mode EMI currents. Any system that requires 12 -bit performance has very little room for errors associated with power supply EMI. For example, a system goal of 74 dB dynamic range performance on the AD12400 requires noise currents that are less than $4.5 \mu \mathrm{~A}$ and noise voltages of less than $225 \mu \mathrm{~V}$ in the analog input path.

## START-UP AND $\overline{\text { RESET }}$

The AD12400's FPGA configuration is stored in the on-board EPROM and loaded into the FPGA when power is applied to the device. The $\overline{\mathrm{RESET}}$ pin (active low) allows the user to reload the FPGA in case of a low digital supply voltage condition or a power supply glitch. Pulling the $\overline{\text { RESET }}$ pin low pulls the data ready and output bits high until the FPGA is reloaded. The $\overline{\text { RESET }}$ pin should remain low for a minimum of 200 ns . On the rising edge of the reset pulse, the AD12400 starts loading the configuration into the FPGA. The reload process requires a maximum of 600 ms to complete. Valid signals on the data ready pins indicate the reset process is complete. Also, system designers must be aware of the thermal conditions of the AD12400 at startup. If large thermal imbalances are present, the AD12400 may require additional time to stabilize before providing specified image spur performance.

## LEAD/LAG

The LEAD/LAG pin is used to synchronize the collection of data into external buffer memories. The LEAD/LAG pin can be applied synchronously or asynchronously to the AD12400. If applied asynchronously, LEAD/LAG must be held low for a minimum of 5 ns to ensure correct operation. The function shuts off DRA and DRB until the LEAD/LAG pin is set high again. DRA and DRB resumes on the next valid DRA after LEAD/LAG is released. If this feature is not required, tie this pin to 3.3 V through a $3.74 \mathrm{k} \Omega$.

## THERMAL CONSIDERATIONS

The module is rated to operate over a case temperature of $0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$. To maintain the tight channel matching and reliability of the AD12400, care must be taken to assure that proper thermal and mechanical considerations have been made and addressed to ensure case temperature is kept within this range. Each application requires evaluation of the thermal management as applicable to the system design. This section provides information that should be used in the evaluation of the AD12400's thermal management for each specific use.

In addition to the radiation of heat into its environment, the AD12400 module enables flow of heat through the mounting studs and standoffs as they contact the motherboard. As described in the Package Integrity/Mounting Guidelines section, the module should be secured to the motherboard using 2-56 nuts (washer use is optional). The torque on the nuts should not exceed 32 -inch ounces. Using a thermal grease at the standoffs results in better thermal coupling between the board and module. Depending on the ambient conditions, airflow can be necessary to ensure the components in the module do not exceed their maximum operating temperature. For reliability, the most sensitive component has a maximum junction temperature rating of $125^{\circ} \mathrm{C}$.

Figure 21 and Figure 22 provide a basic guideline for two key thermal management decisions: the use of thermal interface material between the module bottom cover/mother board and airflow. Figure 21 characterizes the typical thermal profile of an AD12400 that is not using thermal interface material. Figure 22 provides the same information for a configuration that uses gap-filling thermal interface material (in this case, Thermagon T-flex ${ }^{\text {TM }} 600$ series, 0.040 " thickness was used). One can see from these profiles that the maximum die temperature is reduced by approximately $2^{\circ} \mathrm{C}$ when thermal interface material is used. Figure 21 and Figure 22 also provide a guideline for determining the airflow requirements for given ambient conditions. For example, a goal of $120^{\circ} \mathrm{C}$ die temperature in a $40^{\circ} \mathrm{C}$ ambient environment without the use of thermal interface material requires an airflow of 100 LFM.

From a channel-matching perspective, the most important consideration is external thermal influences. It is possible for thermal imbalances in the end application to adversely affect the dynamic performance. Due to the temperature dependence of the image spur, substantial deviation from the factory calibration conditions can have a detrimental effect. Unbalanced thermal influences can cause gradients across the module, and performance degradation may result. Examples of unbalanced thermal influences may include large heat dissipating elements near one side of the AD12400, or obstructed airflow that does not flow uniformly across the module. The thermal sensitivity of the module can be affected by a change in thermal gradient across the module of $2^{\circ} \mathrm{C}$.


Figure 21. Typical Temperature vs. Airflow with No Module/Board Interface Material (Normalized to $60^{\circ} \mathrm{C}$ Module Case Temperature)


Figure 22. Typical Temperature vs. Airflow with T-flex Module/Board Interface Material (Normalized to $60^{\circ} \mathrm{C}$ Module Case Temperature Ambient)

## PACKAGE INTEGRITY/MOUNTING GUIDELINES

The AD12400 is a printed circuit board (PCB)-based module designed to provide mechanical stability and support the intricate channel-to-channel matching necessary to achieve high dynamic range performance. The module should be secured to the motherboard using 2-56 nuts (washer use is optional). The torque on the nuts should not exceed 32 -inch ounces.

The SMA edge connectors (AIN and ENC/ENC) are surface mounted to the board in order to achieve minimum height of the module. When attaching and routing the cables, one must ensure they are stress-relieved and do not apply stress to the SMA connector/board. The presence of stress on the cables may degrade electrical performance and mechanical integrity of the module. In addition to the routing precautions, the smallest torque necessary to achieve consistent performance should be used to secure the system cable to the AD12400's SMA connectors. The torque should never exceed 5 -inch pounds.

## AD12400

Any disturbances to the AD12400 structure, including removing the covers or mounting screws, invalidates the calibration and results in degraded performance. Refer to the Outline Dimensions section for mounting stud dimensions. Refer also to Figure 37 for PCB interface locations. Mounting stud length typically accommodates a PCB thickness of 0.093". Consult the factory if board thickness requirements exceed this dimension.

## AD12400 EVALUATION KIT

The AD12400/KIT offers an easy way to evaluate the AD12400. The AD12400/KIT includes the AD12400KWS mounted on an adapter card, the AD12400 evaluation board, the power supply cables, a 225 MHz buffer memory FIFO board, and the Dual Analyzer software. The user must supply a clock source, an analog input source, a 1.5 V power supply, a 3.3 V power supply, a 5 V power supply, and a 3.8 V power supply. The clock source and analog input source connect directly to the AD12400KWS. The power supply cables (included) and a parallel port cable (not included) connect to the evaluation board.

## Power Connector

Power is supplied to the board via a detachable 12-lead power strip (three 4-pin blocks).
Table 8. Power Connector
VA 3.8 V $\quad$ Analog Supply for the ADC (950 mA typ)
VC 3.3 V Digital supply for the ADC outputs ( 200 mA typ)
VD $1.5 \mathrm{~V}^{1}$ Digital supply for the FPGA ( 2.5 A max, 1.4 A typ)
VB 5.0 V Digital supply for the buffer memory board ( 400 mA typ)
${ }^{1}$ The power supply cable has an approximately 100 mV drop. The VD supply current is dependent on the analog input frequency. Refer to Figure 17.

## Analog Input

The analog input source connects directly to an SMA on the AD12400KWS.

## Encode

The single-ended or differential encode signal connects directly to SMA connector(s) on the AD12400KWS. A single-ended sine wave at 10 dBm connected to the encode SMA is recommended. A low jitter clock source is recommended ( $<0.5 \mathrm{ps}$ ) to properly evaluate the AD12400.

## Data Outputs

The AD12400KWS digital outputs are available at the 80-pin connector, P2, on the evaluation board. The AD12400/KIT comes with a buffer memory FIFO board connected to P2 that provides the interface to the parallel port of a PC. The Dual Analyzer software is compatible with Windows ${ }^{\bullet} 95$, Windows 98, Windows 2000, and Windows $\mathrm{NT}^{\circledR}$.

The buffer memory FIFO board can be removed, and an external logic analyzer, or other data acquisition module, can be connected to this connector, if required.

## Adapter Card

The AD12400KWS is attached to an adapter card that interfaces to the evaluation board through a 120-pin connector, P 1 , which is on the top side of the evaluation board.

## Digital Postprocessing Control

The AD12400 has a two-pin jumper labeled AFB that allows the user to enable/disable the digital postprocessing. The digital postprocessing is active when the AFB jumper is applied. When the jumper is removed, the FPGA is set to a passthrough mode, which demonstrates to the user the performance of the AD12400 without the digital postprocessing.

## $\overline{\text { RESET }}$

The AD12400KWS's FPGA configuration is stored in an EEPROM and loaded into the FPGA when power is applied to the AD12400. The $\overline{\text { RESET }}$ switch, SW1 (active low), allows the user to reload the FPGA in case of a low voltage condition or a power supply glitch. Depressing the $\overline{\text { RESET }}$ switch pulls the data ready and output bits high. The $\overline{\text { RESET }}$ switch should remain low for a minimum of 200 ns . On the rising edge of the $\overline{\text { RESET }}$ pulse, the AD12400 starts loading the configuration into the on-module FPGA. The reload process requires a maximum of 600 ms to complete. Valid signals on the data-ready pins indicate the reset process is complete.

The AD12400 is not compatible with the HSC-ADC-EVALDC/SC hardware or software.

Table 9. Evaluation Board Bill of Materials (BOM)

| Item No. | Quantity | REF-DES | Device | Package | Value |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 2 | C3, C5 | Capacitors | 603 | $0.1 \mu \mathrm{~F}, 25 \mathrm{~V}$ |
| 2 | 2 | C4, C6 | Capacitors | 805 | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ |
| 3 | 1 | R9 | Resistor | $4.02 \mathrm{k} \Omega, 1 \%$ |  |
| 4 | 1 | AFB | 2-Pin Header/Jumper | Pin Strip | Molex/GC/Weldon |
| 5 | 1 | P2 | 80-Pin Dual Connector Assemble | Surface Mount | Post Header AMP |
| 6 | 1 | SW1 | Switch Push Button SPST | 6 MM | Panasonic |
| 7 | 3 | J2, J3, J4 | 4-Pin Header Power Connecters | Pin Strip | Wieland |
| 8 | 1 | P1 | 60-Pin Dual-Socket Assembly | Surface Mount | SAMTEC |
| 9 | 1 | PCB | AD12400 Interface Bd GS08054 | PCB |  |



Figure 23. Evaluation Board

## AD12400



Figure 24. Evaluation Board


Figure 25. Power Plane 1


Figure 26. Power Plane 2


Figure 27. First Ground Plane


Figure 28. Second Ground Plane


Figure 29. Top Side Copper



Figure 31. Top Mask


Figure 32. Top Silkscreen


Figure 33. Bottom Silkscreen


Figure 34. Evaluation Adapter Board-Top Silkscreen


Figure 35. Evaluation Adapter Board—Analog and Digital Layers


Figure 36. Evaluation Adapter Board—Bottom Silkscreen

## LAYOUT GUIDELINES

The AD12400 requires a different approach to traditional high speed ADC system layouts. While the AD12400's internal PCB isolates digital and analog grounds, these planes are tied together through the product's aluminum case structure. Therefore, the decision of isolating the analog and digital grounds on the system PCB has additional factors to consider. For example, if the AD12400 is attached with conductive thermal interface material to the system PCB, there is essentially no benefit to keeping the analog and digital ground planes separate. If neither thermal interface material nor nonconductive interface material is used, system architects must consider the ground loop that is created if analog and digital planes are tied together directly under the AD12400. This EMI-based decision must be considered on a case-by-case basis and is largely dependent on the other sources of EMI in the system. One critical consideration is that a 12 -bit performance requirement ( -74 dBc ) requires keeping conducted EMI currents (referenced to the input of the AD12400) below $4.5 \mu \mathrm{~A}$. All the characterization and testing of the AD12400 is performed using a system that isolated these ground planes.
If thermal interface material is used in the final system design, the following layout factors need to be considered: open solder mask on the area that contacts the interface material and the thickness of the ground plane. While this should be analyzed in each specific system design, the use of solder mask may negate any advantage achieved by using the thermal interface material, and its use should be carefully considered. The ground plane thickness does not have a major impact on the thermal performance, but if design margin is slight, additional thickness can yield incremental improvements.

## PCB INTERFACE

Figure 37 provides the mounting hole footprint for assembling the AD12400 to the second-level assembly. The diagram is referenced to the center of the mating QTE connector. Refer to the QTE/QSE series connector documentation at www.samtec.com for the SMT footprint of the mating connector.

The top view of the second-level assembly footprint provides a diagram of the second-level assembly locating tab locations for mating the SAMTEC QTE-060-01-L-A-K-TR terminal strip on the AD12400KWS to a QSE-060-01-L-A-K-TR socket on the second-level assembly. The diagram is referenced to the center of the QTE terminal strip on the AD12400KWS and the mounting holds for the screws, which holds the AD12400KWS to the second-level assembly board. The relationship of these locating tabs is based on information provided by SAMTEC (connector supplier) and should be verified with SAMTEC by the customer.

Mating and unmating forces-the knifing or peeling action of applying force to one end or one side-must be avoided to prevent damage to the connector and guidepost.


Figure 37. Top View of Interface PCB Assembly

## AD12400

## OUTLINE DIMENSIONS



BOTTOM VIEW
Figure 38. Outline Dimensions Dimensions shown in inches

Tolerances:
$0 . x x x= \pm 5 \mathrm{mils}$
ORDERING GUIDE

| Model | Temperature Range | Package Description |
| :--- | :--- | :--- |
| AD12400KWS | $0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}($ Case $)$ | $2.9^{\prime \prime} \times 2.6^{\prime \prime} \times 0.6^{\prime \prime}$ Module |
| AD12400JWS | $0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ (Case) | $2.9^{\prime \prime} \times 2.6^{\prime \prime} \times 0.6^{\prime \prime}$ Module |
| AD12400/KIT |  | Evaluation Kit |

NOTES

## NOTES


[^0]:    ${ }^{1}$ Tested using input frequency of 70 MHz . See Figure 17 for VD current vs. input frequency.
    ${ }^{2}$ All ac specifications tested by driving ENC single-ended.
    ${ }^{3}$ Refer to Table 5 for logic convention on all logic inputs.
    ${ }^{4}$ Digital output logic levels: $\mathrm{VC}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=8 \mathrm{pF} .3 .3 \mathrm{~V}$ LVDS, $\mathrm{R} 1=100 \Omega$.

