74F657SC 데이터 시트보기 (PDF) - Fairchild Semiconductor
부품명
상세내역
제조사
74F657SC
Fairchild Semiconductor
74F657SC Datasheet PDF : 7 Pages
| |||
AC Electrical Characteristics
TA = +25°C
TA = −55°C to +125°C TA = 0°C to +70°C
Symbol
Parameter
VCC = +5.0V
CL = 50 pF
VCC = +5.0V
CL = 50 pF
VCC = +5.0V
CL = 50 pF
Units
Min
Typ
Max
Min
Max
Min
Max
tPLH
Propagation Delay
tPHL
An to Bn, Bn to An
tPLH
Propagation Delay
tPHL
An to Parity
tPLH
Propagation Delay
tPHL
ODD/EVEN to PARITY
2.5
4.5
8.0
2.5
9.5
2.5
9.0
ns
3.0
4.9
7.5
3.0
8.5
3.0
8.0
6.5
10.1
14.0
5.5
18.0
6.0
16.0
ns
7.0
10.9
15.0
5.5
20.5
6.0
16.5
4.5
7.8
11.0
4.0
14.0
4.0
13.0
ns
4.5
8.8
12.0
4.5
16.5
4.5
13.5
tPLH
Propagation Delay
tPHL
ODD/EVEN to ERROR
4.5
7.5
11.0
4.0
14.0
4.0
13.0
ns
4.5
8.2
12.0
4.5
16.5
4.5
13.5
tPLH
Propagation Delay
tPHL
Bn to ERROR
tPLH
Propagation Delay
tPHL
PARITY to ERROR
8.0
14.0
20.5
7.5
27.0
7.5
23.0
ns
8.0
15.0
21.5
7.5
28.5
7.5
23.5
7.0
10.8
15.5
6.0
20.0
6.0
17.0
ns
7.5
11.8
16.5
6.5
22.0
7.5
18.5
tPZH
Output Enable Time
tPZL
OE to An/Bn
tPHZ
Output Disable Time
tPLZ
OE to An/Bn
tPZH
Output Enable Time
tPZL
OE to ERROR (Note 3)
3.0
5.0
8.0
2.5
11.0
2.5
9.5
ns
4.0
6.5
10.0
3.5
13.5
3.5
11.0
1.0
4.5
8.0
1.0
9.5
1.0
9.0
ns
1.0
4.9
7.5
1.0
8.5
1.0
8.0
3.0
5.0
8.0
2.5
11.0
2.5
9.5
ns
4.0
7.7
10.0
3.5
13.5
3.5
11.0
tPHZ
Output Disable Time
tPLZ
OE to ERROR
1.0
4.5
8.0
1.0
9.5
1.0
9.0
ns
1.0
4.9
7.5
1.0
8.5
1.0
8.0
tPZH
Output Enable Time
tPZL
OE to PARITY
3.0
5.0
8.0
2.5
11.0
2.5
9.5
ns
4.0
7.7
10.0
3.5
13.5
3.5
11.0
tPHZ
Output Disable Time
tPLZ
OE to PARITY
1.0
4.6
8.0
1.0
9.5
1.0
9.0
ns
1.0
5.1
7.5
1.0
8.5
1.0
8.0
Note 3: These delay times reflect the 3-STATE recovery time only and not the signal time through the buffers or the parity check circuity. To assure VALID
information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to
PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output
Enable Time).
5
www.fairchildsemi.com
Share Link: