IS42S16128-10T 데이터 시트보기 (PDF) - Integrated Silicon Solution
부품명
상세내역
제조사
IS42S16128-10T
Integrated Silicon Solution
IS42S16128-10T Datasheet PDF : 75 Pages
| |||
IS42S16128
ISSI ®
OPERATION COMMAND TABLE(1,2)
Current State Command
Operation
CS RAS CAS WE A9 A8 A7-A0
Write Recovery DESL
With Auto- NOP
No Operation, Idle State After tDAL Has Elapsed
No Operation, Idle State After tDAL Has Elapsed
HXXXXXX
L HHHX X X
Precharge
BST
READ/READA
No Operation, Idle State After tDAL Has Elapsed
Illegal(10)
L HH L X X X
LHLHVVV
WRIT/WRITA
Illegal(10)
LHL LVVV
ACT
Illegal(10)
L LHHVVV
PRE/PALL
Illegal(10)
L LHLVVX
REF/SELF
Illegal
L L LHXXX
MRS
Illegal
LLLL
OP CODE
Refresh
DESL
No Operation, Idle State After tRP Has Elapsed
HXXXXXX
NOP
No Operation, Idle State After tRP Has Elapsed
L HHHX X X
BST
No Operation, Idle State After tRP Has Elapsed
L HH L X X X
READ/READA
Illegal
LHLHVVV
WRIT/WRITA
Illegal
LHL LVVV
ACT
Illegal
L LHHVVV
PRE/PALL
Illegal
L LHLVVX
REF/SELF
Illegal
L L LHXXX
MRS
Illegal
LLLL
OP CODE
Mode Register DESL
Set
NOP
No Operation, Idle State After tMCD Has Elapsed
No Operation, Idle State After tMCD Has Elapsed
HXXXXXX
L HHHX X X
BST
No Operation, Idle State After tMCD Has Elapsed
L HH L X X X
READ/READA
Illegal
LHLHVVV
WRIT/WRITA
Illegal
LHL LVVV
ACT
Illegal
L LHHVVV
PRE/PALL
Illegal
L LHLVVX
REF/SELF
Illegal
L L LHXXX
MRS
Illegal
LLLL
OP CODE
Notes:
1. H: HIGH level input, L: LOW level input, X: HIGH or LOW level input, V: Valid data input
2. All input signals are latched on the rising edge of the CLK signal.
3. Both banks must be placed in the inactive (idle) state in advance.
4. The state of the A0 to A9 pins is loaded into the mode register as an OP code.
5. The row address is generated automatically internally at this time. The I/O pin and the address pin data is ignored.
6. During a self-refresh operation, all pin data (states) other than CKE is ignored.
7. The selected bank must be placed in the inactive (idle) state in advance.
8. The selected bank must be placed in the active state in advance.
9. This command is valid only when the burst length set to full page.
10. This is possible depending on the state of the bank selected by the A9 pin.
11. Time to switch internal busses is required.
12. The IS42S16128 can be switched to power-down mode by dropping the CKE pin LOW when both banks in the idle state. Input
pins other than CKE are ignored at this time.
13. The IS42S16128 can be switched to self-refresh mode by dropping the CKE pin LOW when both banks in the idle state. Input
pins other than CKE are ignored at this time.
14. Possible if tRRD is satisfied.
15. Illegal if tRAS is not satisfied.
16. The conditions for burst interruption must be observed. Also note that the IS42S16128 will enter the precharged state
immediately after the burst operation completes if auto-precharge is selected.
17. Command input becomes possible after the period tRCD has elapsed. Also note that the IS42S16128 will enter the precharged
state immediately after the burst operation completes if auto-precharge is selected.
Integrated Silicon Solution, Inc. — 1-800-379-4774
15
Rev. A
03/13/00
Share Link: