M41T00(2015) 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

M41T00
(Rev.:2015)

Serial real-time clock

STMicroelectronics 

M41T00

M41T00 clock operation

Address

D7

Table 5. Register map(1)

Data

D6 D5 D4 D3 D2 D1 D0

Function/range

BCD format

0

ST

10 seconds

Seconds

Seconds

00-59

1

X

10 minutes

Minutes

Minutes

00-59

2

CEB(2) CB 10 hours

Hours

Century/hours 0-1/00-23

3

X

XX

X

X

Day

Day

01-07

4

X

X

10 date

Date

Date

01-31

5

X

X X 10 M.

Month

Month

01-12

6

10 Years

Years

Year

00-99

7

OUT FT S

Calibration

Control

1. Keys:

S = sign bit

FT = frequency test bit

ST = stop bit

OUT = output level

X = don’t care

CEB = century enable bit

CB = century bit

2. When CEB is set to '1', CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent

upon the initial value set).When CEB is set to '0', CB will not toggle.

3.1

Clock calibration

The M41T00 is driven by a quartz controlled oscillator with a nominal frequency of

32768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator

frequency error at 25°C, which equates to about ±1.53 minutes per month. With the

calibration bits properly set, the accuracy of each M41T00 improves to better than ±2 ppm at

25 °C.

The oscillation rate of any crystal changes with temperature (see Figure 12). Most clock

chips compensate for crystal frequency and temperature shift error with cumbersome trim

capacitors. The M41T00 design, however, employs periodic counter correction. The

calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by

256 stage, as shown in Figure 13. The number of times pulses are blanked (subtracted,

negative calibration) or split (added, positive calibration) depends upon the value loaded

into the five-bit calibration byte found in the control register. Adding counts speeds the clock

up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register (addr

7). This byte can be set to represent any value between 0 and 31 in binary form. Bit D5 is a

sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs

within a 64minute cycle. The first 62 minutes in the cycle may, once per minute, have one

second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is

loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a

binary 6 is loaded, the first 12 will be affected, and so on.

DocID6100 Rev 10

15/25

25

Share Link: