DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX816(1995) 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
제조사
MAX816 Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
±1% Accuracy, Low-Power, +3V and +5V
µP Supervisory Circuits
tWP
tWD
tWD
tWDO
tWD
VCC
WDI
0V
MR
VCC
WDO
0V
VCC
RESET
0V
VCC
RESET
0V
Figure 8. MAX815 Watchdog Timing
VCC
VLL 60mV
VRT
VLLT
VRT
tRS
RESET
VCC
MR
0
VCC
WDO
(MAX815)
0
VCC
LOW LINE
(MAX814)
0
tRS
tMD
tMR
where CHOLD is the capacitance (in Farads), ILOAD is
the current being drained from the capacitor (in
Amperes), and VLR is the low-line to reset threshold dif-
ference (in Volts).
Manual Reset
Many µP-based products require manual-reset capabil-
ity, allowing the operator, a test technician, or external
logic circuitry to initiate a reset. A logic low on MR
asserts reset. Reset remains asserted while MR is low,
and for tRS (200ms) after MR returns high. This input
has an internal pull-up resistor, so it can be left open if
not used. MR can be driven with TTL/CMOS-logic lev-
els or with open-drain/collector outputs.
Connect a normally open momentary switch from MR to
GND to create a manual-reset function; external
debounce circuitry is not required.
The watchdog circuit can be used to force a reset in
the MAX815 by connecting WDO to MR. If MR is driven
from long cables, or the device is used in a noisy envi-
ronment, connect a 0.1µF capacitor to ground to pro-
vide additional noise immunity.
Figure 9. Timing Diagram
__________Applications Information
Low-Voltage Operation
The LOW LINE, PFO, and WDO outputs will be locked to
logic low when the power supply drops below the lock-
out threshold (typically 1V below the reset threshold).
Ensuring a Valid
RESET Output Down to VCC = 0V
When VCC falls below 1V, the RESET output no longer
sinks current, but becomes an open circuit. High-
impedance CMOS-logic inputs can drift to undeter-
mined voltages if left undriven. If a pull-down resistor is
added to the RESET pin as shown in Figure 10, any
stray charge or leakage currents will be drained to
ground, holding RESET low. Resistor value R1 is not
critical. It should be about 100k—large enough not to
load RESET, and small enough to pull RESET to
ground.
12 ______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]