DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M81019FP 데이터 시트보기 (PDF) - Powerex

부품명
상세내역
제조사
M81019FP Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272
M81019FP
HVIC, High Voltage Half-Bridge Driver
1200 Volts/±1 Ampere
TIMING DIAGRAM
1. Input Interlock Timing Diagram
When the input signals (HIN/LIN) are high at the same time, the output (HOUT/LOUT) will maintain previous status. But if the input signals
(HIN/LIN) go high simultaneously, HIN signals would be active and cause HOUT to enter into high status.
HIN
NOTE 1: Input pulse width should be set to more than
200ns for HIN/LIN input filter circuit.
NOTE 2: If high-high status of input signals HIN/LIN
LIN
completes with one input signal in low level and the
other in high level, the output will enter into high-low
status without dead time.
HOUT
NOTE 3: This diagram does not show delay time
between input and output.
LOUT
2. Input/Output Timing Diagram
NO
DEAD-TIME
The M81019FP matches delay between the low side and high side driver allowing minimized dead time control for better speed range and
torque control in motor drive applications.
LIN
50%
HIN
tr
tdLH(HO)
90%
HO
10%
tdLH
LO
90%
tdHL(LO)
tf 10%
50%
tf
90%
tdHL(HO)
10%
tdHL
tr
tdLH(LO)
90%
10%
3. Short Circuit Protection Timing Diagram
When overcurrent is detected, CIN will be tripped if LIN is high; then the short circuit protection will activate and shut down the outputs
and FO will indicate fault by going low. As soon as FO_RST is driven high, short circuit protection will deactivate and FO goes high.
The output will then respond to any subsequent active input signal.
HIN
LIN
NOTE 1: This diagram does not show delay time
between input and output.
NOTE 2: FO_RST pulse width should be set to more
than 400ns for FO_RST input filter circuit.
CIN
FO_RST
HOUT
LOUT
FO
6
8/05

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]