DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

48SD1616 데이터 시트보기 (PDF) - MAXWELL TECHNOLOGIES

부품명
상세내역
제조사
48SD1616
Maxwell
MAXWELL TECHNOLOGIES Maxwell
48SD1616 Datasheet PDF : 42 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
256Mb (4-Meg X 16-Bit X 4-Banks) SDRAM
48SD1616
TABLE 5. AC Electrical Characteristics
(VCC =3.3V + 0.3V, VCCQ = 3.3V + 0.3V, TA = -55 TO 125°C, UNLESS OTHERWISE SPECIFIED)
PARAMETER
SYMBOL
SUBGROUPS
MIN
TYP
MAX
UNIT
System clock cycle time1
tCK
9, 10, 11
ns
(CAS latency = 2)
10
(CAS latency = 3)
7.5
CLK high pulse width1,7
CLK low pulse width1,7
Access time from CLK1,2
(CAS latency = 2)
(CAS latency = 3)
tCKH
9, 10, 11 2.5
tCKL
9, 10, 11 2.5
tAC
9, 10, 11
ns
ns
ns
6
6
Data-out hold time1,2
CLK to Data-out low impedance1,2,3,7
CLK to Data-out high impedance1,4,7
(CAS latency = 2, 3)
tOH
9, 10, 11 2.7
tLZ
9, 10, 11
2
tHZ
9, 10, 11
ns
ns
5.4
ns
Input setup time1,5,6
CKE setup time for power down exit1
Input hold time1,6
Ref/Active to Ref/Active command period1
Active to Precharge command period1
Active command to column command
(same bank)1
tAS, tCS,
9, 10, 11
1.5
tDS, tCES
tCESP
9, 10, 11 1.5
tAH, tCH, tDH 9, 10, 11
1.5
tCEH
tRC
9, 10, 11 70
tRAS
9, 10, 11 50
tRCD
9, 10, 11 20
ns
ns
ns
ns
120000
ns
ns
Precharge to Active command period1
tRP
9, 10, 11 20
ns
Write recovery or data-in to precharge lead time1
tDPL
9, 10, 11 20
ns
Active( a) to Active (b) command period1
tRRD
9, 10, 11 20
ns
Transition time(rise and fall)7
tT
9, 10, 11
1
5
ns
Refresh Period
tREF
9, 10, 11
16
6.4
ms
@ 105 °C8
32
168
@ 85 °C
64
@ 70 °C
128
1. AC measurement assumes tT=1ns. Reference level for timing of input signals is 1.5V.
2. Access time is measured at 1.5V.
3. tLZ(min) defines the time at which the outputs achieve the low impedance state.
4. tHZ(min) defines the time at which the outputs achieve thehigh impedance state.
5. tCES defines CKE setup time to CLK rising edge except for the power down exit command
6. tAS/tAH: Address, tCS/tCH: /CS, /RAS, /CAS, /WE, DQMU/DQML
7. Guarenteed by design. ( Not tested.)
8. Guarenteed by Device Characterization Tesing. (Not 100% Tested)
01.07.05 REV 4
All data sheets are subject to change without notice 5
©2005 Maxwell Technologies
All rights reserved.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]