AD6655 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD6655 Datasheet PDF : 84 Pages
| |||
AD6655
DRVDD 1
D1– 2
D1+ 3
D2– 4
D2+ 5
D3– 6
D3+ 7
D4– 8
D4+ 9
DCO– 10
DCO+ 11
D5– 12
D5+ 13
D6– 14
D6+ 15
D7– 16
PIN 1
INDICATOR
EXPOSED PADDLE, PIN 0
(BOTTOM OF PACKAGE)
AD6655
PARALLEL LVDS
TOP VIEW
(Not to Scale)
48 SCLK/DFS
47 SDIO/DCS
46 AVDD
45 AVDD
44 VIN+B
43 VIN–B
42 RBIAS
41 CML
40 SENSE
39 VREF
38 VIN–A
37 VIN+A
36 AVDD
35 SMI SDFS
34 SMI SCLK/PDWN
33 SMI SDO/OEB
Figure 10. LFCSP Interleaved Parallel LVDS Pin Configuration (Top View)
Table 13. Pin Function Descriptions (Interleaved Parallel LVDS Mode)
Pin No.
Mnemonic
Type
Description
ADC Power Supplies
20, 64
DRGND
Ground
Digital Output Ground.
1, 21
DRVDD
Supply
Digital Output Driver Supply (1.8 V to 3.3 V).
24, 57
DVDD
Supply
Digital Power Supply (1.8 V Nominal.)
36, 45, 46
AVDD
Supply
Analog Power Supply (1.8 V Nominal.)
0
AGND
Ground
Analog Ground. Pin 0 is the exposed thermal pad on the bottom of the package.
ADC Analog
37
VIN+A
Input
Differential Analog Input Pin (+) for Channel A.
38
VIN−A
Input
Differential Analog Input Pin (−) for Channel A.
44
VIN+B
Input
Differential Analog Input Pin (+) for Channel B.
43
VIN−B
Input
Differential Analog Input Pin (−) for Channel B.
39
VREF
Input/Output Voltage Reference Input/Output.
40
SENSE
Input
Voltage Reference Mode Select. See Table 15 for details.
42
RBIAS
Input/Output External Reference Bias Resistor.
41
CML
Output
Common-Mode Level Bias Output for Analog Inputs.
49
CLK+
Input
ADC Clock Input—True.
50
CLK−
Input
ADC Clock Input—Complement.
ADC Fast Detect Outputs
54
FD0+
Output
Channel A/Channel B LVDS Fast Detect Indicator 0—True. See Table 21 for details.
53
FD0-
Output
Channel A/Channel B LVDS Fast Detect Indicator 0—Complement. See Table 21 for
details.
56
FD1+
Output
Channel A/Channel B LVDS Fast Detect Indicator 1—True. See Table 21 for details.
55
FD1−
Output
Channel A/Channel B LVDS Fast Detect Indicator 1—Complement. See Table 21
for details.
59
FD2+
Output
Channel A/Channel B LVDS Fast Detect Indicator 2—True See Table 21 for details.
58
FD2−
Output
Channel A/Channel B LVDS Fast Detect Indicator 2—Complement. See Table 21 for
details.
61
FD3+
Output
Channel A/Channel B LVDS Fast Detect Indicator 3—True. See Table 21 for details.
60
FD3−
Output
Channel A/Channel B LVDS Fast Detect Indicator 3—Complement. See Table 21 for
details.
Rev. 0 | Page 21 of 84
Share Link: 