AD9525(Rev0) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

AD9525
(Rev.:Rev0)

Low Jitter Clock Generator with Eight LVPECL Outputs

Analog Devices 

Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

OUT1 1

OUT1 2

VDD3 3

OUT0 4

OUT0 5

OUT_RSET 6

CLKIN 7

CLKIN 8

VDD3 9

STATUS 10

REFC 11

REF_SEL 12

AD9525

TOP

VIEW

(Not to Scale)

36 VDD3

35 OUT7

34 OUT7

33 REF_MON

32 VDD3

31 SYNC_OUT

30 SYNC_OUT

29 GND

28 SDO

27 SDIO

26 SCLK

25 CS

AD9525

NOTES

1. THE EXPOSED PAD IS A GROUND CONNECTION ON THE CHIP THAT

MUST BE SOLDERED TO THE ANALOG GROUND OF THE PCB TO

ENSURE PROPER FUNCTIONALITY AND HEAT DISSIPATION, NOISE,

AND MECHANICAL STRENGTH BENEFITS.

Figure 4. Pin Configuration

Table 22. Pin Function Descriptions

Pin No. Mnemonic Type Description

1

OUT1

O

LVPECL Complementary Output 1.

2

OUT1

O

LVPECL Output 1.

3

VDD3

P

3.3 V Power Supply for Channel OUT0 and Channel OUT1.

4

OUT0

O

LVPECL Complementary Output 0.

5

OUT0

O

LVPECL Output 0.

6

OUT_RSET O

Clock Distribution Current Set Resistor. Connect a 4.12 kΩ resistor from this pin to GND.

7

CLKIN

I

Along with CLKIN, this pin is the differential input for the clock distribution section.

8

CLKIN

I

Along with CLKIN, this pin is the differential input for the clock distribution section. If a single-ended input is

connected to the CLKIN pin, connect a 0.1 µF bypass capacitor from CLKIN to ground.

9

VDD3

P

3.3 V Power Supply for CLK Inputs, M Divider, and Output Distribution.

10

STATUS

O

Lock Detect and Other Status Signals.

11

REFC

I

Reference Clock Input C. This pin is a CMOS input for the PLL reference.

12

REF_SEL I

Reference Input Select. Logic high = REFB. No internal pull-up or pull-down resistor on this pin.

13

VDD_CP P

Power Supply for Charge Pump (CP). VDD3 < VDD_CP < 5.0 V. VDD_CP must still be connected to 3.3 V if the PLL

is not used.

14

CP

O

Charge Pump (Output). This pin connects to an external loop filter. This pin can be left unconnected if the

PLL is not used.

15

GND

GND Ground for Charge Pump VDD_CP Supply. Connect to ground.

16

CP_RSET O

Charge Pump Current Set Resistor. Connect a 5.1 kΩ resistor from this pin to GND. This resistor can be

omitted if the PLL is not used.

17

REFA

I

Reference Clock Input A. Along with REFA, this pin is the differential input for the PLL reference.

18

REFA

I

Reference Clock Input A. Along with REFA, this pin is the differential input for the PLL reference.

19

GND

GND Ground for PLL Power Supply. Connect to ground.

20

VDD3

P

3.3 V Power Supply for PLL.

21

REFB

I

Reference Clock Input B. Along with REFB, this pin is the differential input for the PLL reference.

22

REFB

I

Reference Clock Input B. Along with REFB, this pin is the differential input for the PLL reference.

23

PD

I

Chip Power-Down, Active Low. This pin has an internal 30 kΩ pull-up resistor.

24

RESET

I

Chip Reset, Active Low. This pin has an internal 30 kΩ pull-up resistor.

25

CS

I

Serial Control Port Chip Select; Active Low. This pin has an internal 30 kΩ pull-up resistor.

26

SCLK

I

Serial Control Port Clock Signal. This pin has an internal 30 kΩ pull-down resistor.

27

SDIO

I

Serial Control Port Bidirectional Serial Data In/Out.

Rev. 0 | Page 13 of 48

Share Link: