DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADNS-7700-HCMY 데이터 시트보기 (PDF) - Avago Technologies

부품명
상세내역
제조사
ADNS-7700-HCMY
AVAGO
Avago Technologies AVAGO
ADNS-7700-HCMY Datasheet PDF : 60 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
USB Timing Specifications
Timing Specifications over recommended operating conditions.
Parameter
D+/D- Transition rise time
D+/D- Transition rise time
D+/D- Transition fall time
D+/D- Transition fall time
Rise and Fall time matching
Symbol
TLR
TLR
TLF
TLF
TLRFM
Minimum Maximum Units
75
ns
300
ns
75
ns
300
ns
80
125
%
Wakeup delay from USB suspend
mode due to buttons push
Wakeup delay from USB suspend
mode due to buttons push until
accurate navigation
USB reset time
Data Rate
Receiver Jitter Tolerance
Receiver Jitter Tolerance
Differential to EOP Transition Skew
EOP Width at Receiver
Source EOP Width
Width of SE0 interval during
Differential Transition
Differential Output Jitter
Differential Output Jitter
TWUPB
TWUPN
Treset
tLDRATE
tDJR1
tDJR2
tLDEOP
tLEOPR
tLEOPT
tLST
tUDJ1
tUDJ2
18.7
1.4775
-75
-45
-40
670
1.25
-95
-150
17
50
1.5225
75
45
100
1.50
210
95
150
ms
ms
s
Mb/s
ns
ns
ns
ns
s
ns
ns
ns
Notes
CL = 200 pF (10% to 90%), see Figure 10
CL = 600 pF (10% to 90%), see Figure 10
CL = 200 pF (90% to 10%), see Figure 10
CL = 600 pF (90% to 10%), see Figure 10
TR/TF; CL = 200 pF; Excluding the
first transition from the Idle State
Delay from button push to USB operation
Only required if remote wakeup enabled
Delay from button push to navigation
operation
Only required if remote wakeup enabled
Average bit rate, 1.5 Mb/s +/- 1.5%
To next transition, see Figure 13
For paired transitions, see Figure 13
See Figure 14
Accepts EOP, see Figure 14
See Figure 11.
To next transition, see Figure 15
For paired transitions, see Figure 15
14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]