ADSP-21363SBBC-ENG 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

ADSP-21363SBBC-ENG

SHARC® Processor

Analog Devices 

ADSP-21363

Note the definitions of various clock periods that are a function

of CLKIN and the appropriate ratio control (Table 8).

Table 8. ADSP-21363 CLKOUT and CCLK Clock

Generation Operation

Timing

Requirements

CLKIN

CCLK

Description

Input Clock

Core Clock

Calculation

1/tCK

1/tCCLK

Table 9. Clock Periods

Timing

Description1

Requirements

tCK

CLKIN Clock Period

tCCLK

tPCLK

(Processor) Core Clock Period

(Peripheral) Clock Period = 2 × tCCLK

tSCLK

Serial Port Clock Period = (tPCLK) × SR

tSPICLK

SPI Clock Period = (tPCLK) × SPIR

1 where:

SR = serial port-to-core clock ratio (wide range, determined by

SPORT CLKDIV)

SPIR = SPI-to-Core Clock Ratio (wide range, determined by

SPIBAUD register)

DAI_Px = Serial Port Clock

SPICLK = SPI Clock

Figure 5 shows Core to CLKIN ratios of 6:1, 16:1 and 32:1 with

external oscillator or crystal. Note that more ratios are possible

and can be set through software using the power management

control register (PMCTL). For more information, see the

ADSP-2136x SHARC Processor Programming Reference.

CLKIN

XTAL

XTAL

OSC

PLLILCLK

PLL

6:1, 16:1,

32:1

CLKOUT

CCLK

(CORE CLOCK)

Preliminary Technical Data

Use the exact timing information given. Do not attempt to

derive parameters from the addition or subtraction of others.

While addition or subtraction would yield meaningful results

for an individual device, the values given in this data sheet

reflect statistical variations and worst cases. Consequently, it is

not meaningful to add parameters to derive longer times. See

Figure 30 on page 36 under Test Conditions for voltage refer-

ence levels.

Switching characteristics specify how the processor changes its

signals. Circuitry external to the processor must be designed for

compatibility with these signal characteristics. Switching char-

acteristics describe what the processor will do in a given

circumstance. Use switching characteristics to ensure that any

timing requirement of a device connected to the processor (such

as memory) is satisfied.

Timing requirements apply to signals that are controlled by cir-

cuitry external to the processor, such as the data input for a read

operation. Timing requirements guarantee that the processor

operates correctly with other devices.

CLK-CFG [1:0]

Figure 5. Core Clock and System Clock Relationship to CLKIN

Rev. PrA | Page 16 of 44 | September 2004

Share Link: