DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADSP-BF534(RevE) 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
ADSP-BF534
(Rev.:RevE)
ADI
Analog Devices ADI
ADSP-BF534 Datasheet PDF : 68 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ADSP-BF534/ADSP-BF536/ADSP-BF537
PIN DESCRIPTIONS
The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors pin
definitions are listed in Table 9. In order to maintain maximum
functionality and reduce package size and pin count, some pins
have dual, multiplexed functions. In cases where pin function is
reconfigurable, the default state is shown in plain text, while the
alternate function is shown in italics. Pins shown with an aster-
isk after their name (*) offer high source/high sink current
capabilities.
All pins are three-stated during and immediately after reset,
with the exception of the external memory interface, asynchro-
nous and synchronous memory control, and the buffered XTAL
output pin (CLKBUF). On the external memory interface, the
control and address lines are driven high, with the exception of
CLKOUT, which toggles at the system clock rate. If, however
the BR pin is asserted, then the memory pins are also three-
stated.
All I/O pins have their input buffers disabled with the exception
of the pins noted in the data sheet that need pull-ups or pull-
downs if unused.
The SDA (serial data) and SCL (serial clock) pins are open drain
and therefore require a pull-up resistor. Consult version 2.1 of
the I2C specification for the proper resistor value.
Table 9. Pin Descriptions
Pin Name
Memory Interface
ADDR19–1
DATA15–0
ABE1–0/SDQM1–0
BR
BG
BGH
Asynchronous Memory Control
AMS3–0
ARDY
AOE
ARE
AWE
Synchronous Memory Control
SRAS
SCAS
SWE
SCKE
CLKOUT
SA10
SMS
Type Function
O Address Bus for Async Access
I/O Data Bus for Async/Sync Access
O Byte Enables/Data Masks for Async/Sync Access
I Bus Request (This pin should be pulled high when not used)
O Bus Grant
O Bus Grant Hang
O Bank Select
I Hardware Ready Control
O Output Enable
O Read Enable
O Write Enable
O Row Address Strobe
O Column Address Strobe
O Write Enable
O Clock Enable (This pin is three-stated during hibernate.
O Clock Output
O A10 Pin
O Bank Select
Driver
Type1
A
A
A
A
A
A
A
A
A
A
A
A
A
B
A
A
Rev. E | Page 19 of 68 | March 2008

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]