AS7C1026B 데이터 시트보기 (PDF) - Alliance Semiconductor
부품명
상세내역
제조사
AS7C1026B Datasheet PDF : 10 Pages
| |||
AS7C1026B
®
AC test conditions
– Output load: see Figure B.
– Input pulse level: GND to 3.5 V. See Figure A.
– Input rise and fall times: 2 ns. See Figure A.
– Input and output timing reference levels: 1.5
+5 V
+3.5V
90%
90%
10%
GND
2 ns
10%
Figure A: Input pulse
DOUT
255 Ω
480 Ω
C13
Thevenin Equivalent:
168 Ω
DOUT
+1.728 V
GND
Figure B: 5 V Output load
Notes
1 During VCC power-up, a pull-up resistor to VCC on CE is required to meet ISB specification.
2 This parameter is sampled, but not 100% tested.
3 For test conditions, see AC Test Conditions, Figures A and B.
4 These parameters are specified with CL = 5 pF, as in Figures B. Transition is measured ± 500 mV from steady-state voltage.
5 This parameter is guaranteed, but not tested.
6 WE is high for read cycle.
7 CE and OE are low for read cycle.
8 Address is valid prior to or coincident with CE transition low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 N/A.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 Not applicable.
13 C = 30 pF, except all high Z and low Z parameters where C = 5 pF.
3/26/04, v 1.3
Alliance Semiconductor
P. 7 of 10
Share Link: 