ATA6622 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

ATA6622

LIN Bus Transceiver with 3.3V (5V) Regulator and Watchdog

Atmel Corporation 

9. Electrical Characteristics (Continued)

5V < VS < 27V, -40°C < Tj < 150°C, unless otherwise specified. All values refer to GND pins

No. Parameters

Test Conditions

Pin Symbol Min.

Typ.

Max.

8.6 Pull-up resistor to VS

The serial diode is

mandatory

LIN

RLIN

20

30

60

8.7

Voltage drop at the serial In pull-up path with Rslave

diodes

ISerDiode = 10 mA

LIN

VSerDiode

0.4

1.0

8.8

LIN current limitation

VBUS = VBatt_max

LIN

IBUS_LIM

40

120

200

Input leakage current at Input leakage current

8.9

the receiver including

pull-up resistor as

specified

Driver off

VBUS = 0V

VBatt = 12V

LIN IBUS_PAS_dom

–1

–0.35

Driver off

8.10

Leakage current LIN

recessive

8V < VBatt < 18V

8V < VBUS < 18V

VBUS ≥ VBatt

LIN IBUS_PAS_rec

10

20

Leakage current when

control unit disconnected

from ground.

8.11 Loss of local ground

must not affect

communication in the

GNDDevice = VS

VBatt = 12V

0V < VBUS < 18V

LIN IBUS_NO_gnd

–10

+0.5

+10

residual network.

8.12

Leakage current at a

disconnected battery.

Node has to sustain the VBatt disconnected

current that can flow

VSUP_Device = GND

under this condition. Bus 0V < VBUS < 18V

must remain operational

under this condition.

LIN IBUS_NO_bat

0.1

2

8.13

Capacitance on pin LIN

to GND

LIN

CLIN

20

9 LIN Bus Receiver

9.1

Center of receiver

threshold

VBUS_CNT =

(Vth_dom + Vth_rec)/2

9.2 Receiver dominant state VEN = 5V

9.3 Receiver recessive state VEN = 5V

9.4

Receiver input

hysteresis

Vhys = Vth_rec – Vth_dom

9.5

Pre_Wake detection LIN

High-level input voltage

LIN

VBUS_CNT

0.475 ×

VS

0.5 ×

VS

0.525 ×

VS

LIN

VBUSdom

0.4 × VS

LIN

VBUSrec 0.6 × VS

LIN

VBUShys

0.028 ×

VS

0.1 × VS

0.175 ×

VS

LIN

VLINH

VS – 2V

VS +

0.3V

9.6

Pre_Wake detection LIN

Low-level input voltage

Activates the LIN receiver

LIN

VLINL

–27

VS –

3.3V

10 Internal Timers

10.1

Dominant time for

wake-up via LIN bus

VLIN = 0V

LIN

tbus

30

90

150

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Unit

kΩ

V

mA

mA

µA

µA

µA

pF

V

V

V

V

V

V

µs

Type*

A

D

A

A

A

A

A

D

A

A

A

A

A

A

A

20 ATA6622/ATA6624/ATA6626

4986I–AUTO–07/10

Share Link: