ATF1502ASV 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

ATF1502ASV

High performance EEPROM CPLD

Atmel Corporation 

14. Power-down Mode

The ATF1502ASV includes an optional pin-controlled power-down feature. When this mode is

enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply cur-

rent is reduced to less than 3 mA. During power-down, all output data and internal logic states

are latched and held. Therefore, all registered and combinatorial output data remain valid. Any

outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all

input signals except the power-down pin are blocked. Input and I/O hold latches remain active to

ensure that pins do not float to indeterminate levels, further reducing system power. The power-

down pin feature is enabled in the logic design file. Designs using the power-down pin may not

use the PD pin logic array input. However, all other PD pin macrocell resources may still be

used, including the buried feedback and foldback product term array inputs.

Table 14-1. Power-down AC Characteristics(1)(2)

-15

-20

Symbol

Parameter

Min Max Min Max Units

tIVDH

tGVDH

tCVDH

tDHIX

tDHGX

tDHCX

tDLIV

tDLGV

tDLCV

tDLOV

Valid I, I/O before PD High

Valid OE(2) before PD High

Valid Clock(2) before PD High

I, I/O Don’t Care after PD High

OE(2) Don’t Care after PD High

Clock(2) Don’t Care after PD High

PD Low to Valid I, I/O

PD Low to Valid OE(2)

PD Low to Valid Clock(2)

PD Low to Valid Output

15

20

ns

15

20

ns

15

20

ns

25

30

ns

25

30

ns

25

30

ns

1

1

µs

1

1

µs

1

1

µs

1

1

µs

Notes: 1. For slow slew outputs, add tSSO.

2. Pin or product term.

16 ATF1502ASV

1615J–PLD–01/06

Share Link: