PDM34088SA10Q 데이터 시트보기 (PDF) - Paradigm Technology

부품명

상세내역

제조사

PDM34088SA10Q

3.3V 64K x 32 Fast CMOS Synchronous Static RAM with Burst Counter and Output Register

Paradigm Technology 

PRELIMINARY

PDM34088

Sleep Mode Timing Diagram

CLK

ADSP

ADSC

SNOOZE

ZZ

tZZS

tZZREC

NOTES: 1. Data retention is guaranteed when ZZ is asserted and clock remains active.

2. ADSC and ADSP must not be asserted for at least 100 ns after leaving ZZ state.

Sequential Non-burst Read and Write Timing Diagram

CLK

ADSP

ADSC

ADDR

A

B

C

D

ADV

CE1

WE

OE

DQ

Q(A)

Q(B)

Q(C)

Q(D)

READS

NOTES:

1. ADSP = high, ADSC = low, ADV = high, CE1 = low.

2. H ≥ VIH, L ≤ VIL.

E

F

G

H

Q(E)

Q(F)

Q(G)

Q(H)

WRITES

1

2

3

4

5

6

7

8

9

10

11

12

Rev 2.1 - 5/01/98

13

Share Link: