CAT1024(2004) 데이터 시트보기 (PDF) - Catalyst Semiconductor => Onsemi

부품명

상세내역

제조사

CAT1024
(Rev.:2004)

Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset

Catalyst Semiconductor => Onsemi 

CAT1024, CAT1025

Acknowledge Polling

Disabling of the inputs can be used to take advantage of

the typical write cycle time. Once the stop condition is

issued to indicate the end of the host’s write opration, the

CAT1024/25 initiates the internal write cycle. ACK polling

can be initiated immediately. This involves issuing the

start condition followed by the slave address for a write

operation. If the device is still busy with the write operation,

no ACK will be returned. If a write operation has

completed, an ACK will be returned and the host can

then proceed with the next read or write operation.

WRITE PROTECTION

The Write Protection feature (CAT1025 only) allows the

user to protect against inadvertent memory array

programming. If the WP pin is tied to VCC, the entire

memory array is protected and becomes read only. The

CAT1025 will accept both slave and byte addresses,

but the memory location accessed is protected from

programming by the device’s failure to send an

acknowledge after the first byte of data is received.

Read Operations

The READ operation for the CAT1024/25 is initiated in

the same manner as the write operation with one

exception, that R/W bit is set to one. Three different

READ operations are possible: Immediate/Current

Address READ, Selective/Random READ and

Sequential READ.

Figure 10. Immediate Address Read Timing

SCL

SDA

S

T

S

BUS ACTIVITY: A

SLAVE

T

MASTER R ADDRESS

O

T

P

SDA LINE S

P

A

N

C

DATA

O

K

A

C

K

8

9

8TH BIT

DATA OUT

NO ACK

STOP

Doc. No. 3008, Rev. M

12

Share Link: