DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CYRF6936 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명
상세내역
제조사
CYRF6936
Cypress
Cypress Semiconductor Cypress
CYRF6936 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CYRF6936
Functional Description
The CYRF6936 WirelessUSB™ LP radio is a second generation member of the Cypress WirelessUSB Radio System-On-Chip
(SoC) family. The CYRF6936 is interoperable with the first generation CYWUSB69xx devices. The CYRF6936 IC adds a range
of enhanced features, including increased operating voltage range, reduced supply current in all operating modes, higher data
rate options, reduced crystal start up, synthesizer settling, and link turnaround times.
Figure 1. Pin Diagram - CYRF6936 40 QFN
Corner
tabs
XTAL 1
NC 2
VCC 3
NC 4
NC 5
VBAT1 6
VCC 7
VBAT2 8
NC 9
RFBIAS 10
CYRF6936
WirelessUSB LP
40-Pin QFN
* E-PAD Bottom Side
30 PACTL / GPIO
29 XOUT / GPIO
28 MISO / GPIO
27 MOSI / SDAT
26 IRQ / GPIO
25 SCK
24 SS
23 NC
22 NC
21 NC
Table 1. Pin Description
Pin Number
Name
1
XTAL
2, 4, 5, 9, 14, 15, 17, 18, NC
20, 21, 22, 23, 31, 32,
36, 39
3, 7, 16
6, 8, 38
10
11
12
VCC
VBAT(0-2)
RFBIAS
RFP
GND
13
RFN
19
RESV
24
SS
25
SCK
26
IRQ
27
MOSI
28
MISO
29
XOUT
30
PACTL
33
VI/O
Type
I
NC
Default
I 12 MHz crystal.
Connect to GND.
Description
Pwr
Pwr
O
I/O
GND
I/O
I
I
I
I/O
I/O
I/O
I/O
I/O
Pwr
VCC = 2.4 V to 3.6 V. Typically connected to VREG.
VBAT = 1.8 V to 3.6 V. Main supply.
O RF I/O 1.8 V reference voltage.
I Differential RF signal to and from antenna.
Ground.
I Differential RF signal to and from antenna.
Must be connected to GND.
I SPI enable, active LOW assertion. Enables and frames transfers.
I SPI clock.
O Interrupt output (configurable active HIGH or LOW), or GPIO.
I SPI data input pin (Master Out Slave In), or SDAT.
Z SPI data output pin (Master In Slave Out), or GPIO (in SPI 3-pin mode).
Tri-states when SPI 3PIN = 0 and SS is deasserted.
O Buffered 0.75, 1.5, 3, 6, or 12 MHz clock, PACTL, or GPIO.
Tri-states in sleep mode (configure as GPIO drive LOW).
O Control signal for external PA, T/R switch, or GPIO.
I/O interface voltage, 1.8–3.6 V.
Document #: 38-16015 Rev. *J
Page 3 of 28
[+] Feedback

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]