DS1481S/TR 데이터 시트보기 (PDF) - Dallas Semiconductor -> Maxim Integrated
부품명
상세내역
제조사
DS1481S/TR Datasheet PDF : 10 Pages
| |||
TIMING DIAGRAM: HOST INTERFACE Figure 6
ENI
D/CLK
VALID
RES
VALID
O1/BSY1
tBLR
O2/BSY2
RESET
(I/O)
tPDH = 2 µs (TYPICAL)
tBLR = 960 µs (MINIMUM)
tBLB = 96 µs (MINIMUM)
1–WIRE RESET
(OD = 0)
(OD = 1)
TIMING DIAGRAM: HOST INTERFACE Figure 7
ENI
D/CLK
RES
O1/BSY1
VALID
VALID
O2/BSY2
TOGGLE OVERDRIVE MODE
DS1481
021798 7/10
Share Link: 