SM5L1 데이터 시트보기 (PDF) - Sharp Electronics
부품명
상세내역
제조사
SM5L1 Datasheet PDF : 27 Pages
| |||
4-Bit Single Chip Microcomputers
SM5L1/SM5L2/SM5L3
INSTRUCTION
CYCLE
SYSTEM CLOCK
INTERRUPT
REQUEST FLAG
INTERRUPT
REQUEST FLAG
INT SIGNAL
INTERRUPT
ENABLE FLAG
INTERRUPT PROCESSING ROUTINE
RTNI
INSTRUCTION
Figure 26. Interrupt Timing Chart
INTERRUPT
PROCESSING
ROUTINE
5L1-26
Hardware Reset Function
The hardware reset function mode is activated two
instruction cycles after the falling edge from RESET pin.
When the RESET pin is changed from HIGH to LOW,
the pulse which is input by the OSCIN pin is counter 215
times after which the reset mode clears and the pro-
gram counter starts from address 0 on page 0.
The initialized status of the system after reset is
shown in Table 6.
The following reset functions are available:
• The I/O port is set as an input port and the mode reg-
ister RD, RE and RF are cleared. The output only
port (P0) is cleared and output LOW.
• The interrupt request flags (IFA, IFD) and the inter-
rupt enable flag (IME) are cleared and all interrupts
become disabled.
• The program counter start from step 0 on page 0.
For activate reset function, when power is turned on,
you must connect a capacitor (0.1 µF, TYP.) across the
RESET pin and GND.
Table 6. Reset Status
FLAG OR REGISTER, X
REGISTER
PC
SP
RAM
ACC
X register
P0 - P2 output latch registers
Divider
IFA flag
IFD flag
IME flag
C flag
BM, BL registers
Register RD (bit 1)
Register RD (bit 0)
Register RE (bit 2, 1, 0)
Register RF (bit 3, 2, 1, 0)
STATUS1
0
Level 1
Undefined
Undefined
Undefined
0
0
0
0
0
Undefined
Undefined
Undefined
0
0
0
NOTES
2
2
2
2
2
2
NOTES:
1. In reset mode and at program start.
2. Undefined flags and registers should be initialized by software.
3. When all P1 pins (P10 to P13) level goes to HIGH, the SM5Lx is
programmed to reset operation (mask option).
Microcomputer Data Sheet
21
Share Link: 