DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HD49340HNP 데이터 시트보기 (PDF) - Renesas Electronics

부품명
상세내역
제조사
HD49340HNP
Renesas
Renesas Electronics Renesas
HD49340HNP Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HD49340NP/HNP
Detailed Timing Specifications
Detailed Timing Specifications when CDSIN Input Mode is Used
Figure 3 shows the detailed timing specifications when the CDSIN input mode is used, and table 8 shows each timing
specification.
Black
level
Signal
level
CDSIN
(2) (1)
(3)
SPBLK
Vth
(5)
(4)
SPSIG
Vth
(6)
(7)
(8)
ADCLK
Vth
(9)
(10)
D0 to D9
Note: 1. When serial data Spinv bit is set to low. (When the Spinv bit is set to high,
the polarities of the SPBLK and the SPSIG are inverted.)
Figure 3 Detailed Timing Chart when CDSIN Input Mode is Used
Table 8 Timing Specifications when the CDSIN Input Mode is Used
No.
Timing
Symbol Min
(1)
(2)
(3)
(4)
(5)
(6)
(7), (8)
(9)
(10)
Black-level signal fetch time
SPBLK low period *1
Signal-level fetch time
SPSIG low period *1
SPBLK rising to SPSIG rising time *1
SPSIG rising to ADCLK rising inhibition time *1
ADCLK tWH min./tWL min.
ADCLK rising to digital output hold time
ADCLK rising to digital output delay time
tCDS1
tCDS2
tCDS3
tCDS4
tCDS5
tCDS6
tCDS7, 8
tCHLD9
tCOD10
Typ × 0.8
Typ × 0.8
Typ × 0.85
1
11
3
Note: 1. SPBLK and SPSIG polarities when serial data Spinv bit is set to low.
Typ
(1.5)
1/4fCLK
(1.5)
1/4fCLK
1/2fCLK × 0.90
5
7
16
Max
Typ × 1.2
Typ × 1.2
Typ × 1.00
9
24
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
OBP Detailed Timing Specifications
Figure 4 shows the OBP detailed timing specifications.
The OB period is from the fifth to the twelfth clock cycle after the OB pulse is input. The average of the black signal
level is taken for eight input cycles during the OB period and becomes the clamp level (DC standard).
OB period *1
CDSIN
N
N+1
N+5
N+12
N+13
OBP
OB pulse > 2 clock cycles This edge is used, when OBP pulse-width period is clamp-on.
When serial data OBPinv bit is set to low
(When the OBPinv is set to high, the polarity of the OBP is inverted.)
Note: 1. Shifts ±1 clock cycle depending on the OBP input timing.
Figure 4 OBP Detailed Timing Specifications
Rev.1.0 Apr 20, 2004 page 10 of 21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]