HFA1212(2004) 데이터 시트보기 (PDF) - Intersil
부품명
상세내역
제조사
HFA1212 Datasheet PDF : 12 Pages
| |||
HFA1212
Electrical Specifications VSUPPLY = ±5V, AV = +1, RL = 100Ω, Unless Otherwise Specified. (Continued)
PARAMETER
TEST
CONDITIONS
(NOTE 3)
TEST TEMP
LEVEL (oC)
MIN
TYP MAX
UNITS
Overshoot
(VOUT = 0.5VP-P, VIN tRISE = 1ns, Note 5)
+OS
-OS
B
25
-
4
-
%
B
25
-
13
-
%
Slew Rate
(VOUT = 5VP-P at AV = +2 or -1,
VOUT = 4VP-P at AV = +1)
AV = -1
AV = +1,
+RS = 620Ω
+SR
B
25
-
2000
-
-SR
B
25
-
1150
-
+SR
B
25
-
1100
-
-SR
B
25
-
850
-
V/µs
V/µs
V/µs
V/µs
AV = +2
+SR
B
25
-
1300
-
-SR
B
25
-
900
-
V/µs
V/µs
Settling Time
(VOUT = +2V to 0V Step, Note 4)
To 0.1%
To 0.05%
B
25
-
24
-
ns
B
25
-
37
-
ns
To 0.02%
B
25
-
60
-
ns
Overdrive Recovery Time
VIDEO CHARACTERISTICS
VIN = ±2V
B
25
-
8.5
-
ns
Differential Gain (f = 3.58MHz, AV = +2)
Differential Phase (f = 3.58MHz, AV = +2)
POWER SUPPLY CHARACTERISTICS
RL = 150Ω
RL = 150Ω
B
25
-
0.025
-
%
B
25
-
0.03
-
Degrees
Power Supply Range
C
25
±4.5
-
±5.5
V
Power Supply Current
A
25
-
5.9
6.1 mA/Op Amp
A
Full
-
6.1
6.3 mA/Op Amp
NOTE:
3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
4. See Typical Performance Curves for more information.
5. Negative overshoot dominates for output signal swings below GND (e.g. 0.5VP-P), yielding a higher overshoot limit compared to the
VOUT = 0V to 0.5V condition. See the “Application Information” section for details.
Application Information
HFA1212 Advantages
The HFA1212 features a novel design which allows the user
to select from three closed loop gains, without any external
components. The result is a more flexible product, fewer part
types in inventory, and more efficient use of board space.
Implementing a dual, gain of 2, cable driver with this IC
eliminates the four gain setting resistors, which frees up
board space for termination resistors.
Like most newer high performance amplifiers, the HFA1212 is
a current feedback amplifier (CFA). CFAs offer high bandwidth
and slew rate at low supply currents, but can be difficult to use
because of their sensitivity to feedback capacitance and
parasitics on the inverting input (summing node). The HFA1212
eliminates these concerns by bringing the gain setting resistors
on-chip. This yields the optimum placement and value of the
feedback resistor, while minimizing feedback and summing
node parasitics. Because there is no access to the summing
node, the PCB parasitics do not impact performance at gains of
+2 or -1 (see “Unity Gain Considerations” for discussion of
parasitic impact on unity gain performance).
The HFA1212’s closed loop gain implementation provides
better gain accuracy, lower offset and output impedance,
and better distortion compared with open loop buffers.
Closed Loop Gain Selection
This “buffer” operates in closed loop gains of -1, +1, or +2, with
gain selection accomplished via connections to the ±inputs.
Applying the input signal to +IN and floating -IN selects a gain
of +1 (see next section for layout caveats), while grounding -IN
selects a gain of +2. A gain of -1 is obtained by applying the
input signal to -IN with +IN grounded through a 50Ω resistor.
The table below summarizes these connections:
GAIN
(ACL)
-1
+1
+2
CONNECTIONS
+INPUT
-INPUT
50Ω to GND
Input
Input
NC (Floating)
Input
GND
4
Share Link: 