IR3094PBF 데이터 시트보기 (PDF) - International Rectifier
부품명
상세내역
제조사
IR3094PBF Datasheet PDF : 29 Pages
| |||
IR3094PBF
Master-Slave Current Share Loop
Current sharing between phases of the converter is achieved by a Master-Slave current share loop topology. The
output of the Phase 1 Current Sense Amplifier sets the reference for the Share Adjust Error Amplifiers. Each Share
Adjust Error Amplifier adjusts the duty cycle of its respective PWM Ramp and to force its input error to zero
compared to the master Phase 1, resulting in accurate current sharing.
The maximum and minimum duty cycle adjust range of Ramps 2 & 3 compared to Ramp1 has been limited to a
minimum of 0.5x and a maximum of 2.0x typical (see Figure 3.). The crossover frequency of the current share loop
can be programmed with a capacitor at the SCOMPX pin so that the share loop does not interact with the output
voltage loop.
The SCOMPX capacitor is driven by a trans-conductance stage capable of sourcing and sinking 22uA. The duty
cycle of Ramps 2 & 3 inversely tracks the voltage on their SCOMPX pin; if V(SCOMP2) increases, Ramp2’s slope
will increase and the effective duty cycle will decrease resulting in a reduction in Phase 2’s output current. Due to
the limited 22uA source current, an SCOMPX pre-conditon circuit has been included to pre-condition V(SCOMPX)
so that the duty cycle of Ramps 2 & 3 are equal to Ramp1 prior to any GATEHX high pulses. The pre-condition
circuit can source/sink 360uA. The SYNC LATCH (see Figure 1) releases the pre-condition circuit once FB reaches
78% of VREF.
Set BIASOUT voltage
BIASOUT pin provides a 150mA open-loop regulated voltage for GATE drive bias. The voltage is set by SETBIAS
through an external resistor Rset connecting between SETBIAS pin and ground. Bias current ISETBIAS is a function of
ROSC. Rset is chosen by equation (15). VFD in the equation is the forward voltage drop across the Bootstrap diode.
RSET
VBIASOUT VFD
I SETBIAS
(15)
Compensation of the Current Share Loop
The crossover frequency of the current share loop should be at least one decade lower than that of the voltage loop
in order to eliminate the interaction between the two loops. A 22nF capacitor from SCOMP to LGND is good for
most of the applications. If necessary have a resistor in series with the Csc to make the current loop a little bit
faster.
Compensation of Voltage Loop
The selection of compensation types depends on the output capacitors used in the converter. For the applications
using Electrolytic, Polymer or AL-Polymer capacitors and running at lower frequency, type II compensation shown in
Figure 9(a) is usually enough. While for the applications using only ceramic capacitors and running at higher
frequency, type III compensation shown in Figure 9(b) is preferred.
For applications without voltage droop, the compensation is the same as for the regular voltage mode control. For
converter using Polymer, AL-Polymer, and ceramic capacitors, which have much higher ESR zero frequency, type
III compensation is required as shown in Figure 9(b) with RDRP and CDRP removed.
Page 20 of 29
09/26/05
Share Link: 