DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

K8A55EBC 데이터 시트보기 (PDF) - Samsung

부품명
상세내역
제조사
K8A55EBC
Samsung
Samsung Samsung
K8A55EBC Datasheet PDF : 64 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
K8A56(57)15ET(B)(Z)C
Rev. 1.0
datasheet NOR FLASH MEMORY
[Table 10] Burst Mode Configuration Register Table : K8A54(55)15ET(B)(Z)C : 66/83/108/133Mhz with the Sync MRS option
Address Bit
Function
Settings(Binary)
A19
Read Mode
1 = Synchronous Burst Read Mode
0 = Asynchronous Read Mode (default)
A18
RDY Active
1 = RDY active one clock cycle before data
0 = RDY active with data(default)
A17
000 = Continuous(default)
A16
Burst Read Mode
001 = 8-word linear with wrap
010 = 16-word linear with wrap
A15
011~111 = Reserve
A14
0000 = Data is valid on the 4th active CLK edge after AVD transition to VIH
A13
0001 = Data is valid on the 5th active CLK edge after AVD transition to VIH (40Mhz*)
0010 = Data is valid on the 6th active CLK edge after AVD transition to VIH (50/54Mhz*)
A12
0011 = Data is valid on the 7th active CLK edge after AVD transition to VIH (60/66Mhz*)
0100 = Data is valid on the 8th active CLK edge after AVD transition to VIH (70Mhz*)
Programmable Wait State
0101 = Data is valid on the 9th active CLK edge after AVD transition to VIH (80/83Mhz*)
0110 = Data is valid on the 10th active CLK edge after AVD transition to VIH (90/100Mhz*)
0111 = Data is valid on the 11th active CLK edge after AVD transition to VIH (108/110Mhz*)
A11
1000 = Data is valid on the 12th active CLK edge after AVD transition to VIH (120Mhz*)
1001 = Data is valid on the 13th active CLK edge after AVD transition to VIH (133Mhz*,default)
1010 = Data is valid on the 14th active CLK edge after AVD transition to VIH
1011 = Data is valid on the 15th active CLK edge after AVD transition to VIH
NOTE :
Initial wait state should be set according to it’s clock frequency. Table 10 recommend the program wait state for each clock frequencies.
Not 100% tested
[Table 11] Burst Mode Configuration Register Table : K8A56(57)15ET(B)(Z)C : 66/83/108/133Mhz with no option
Address Bit
Function
Settings(Binary)
A18
RDY Active
1 = RDY active one clock cycle before data
0 = RDY active with data(default)
A17
000 = Continuous(default)
A16
Burst Read Mode
001 = 8-word linear with wrap
010 = 16-word linear with wrap
A15
011~111 = Reserve
A14
0000 = Data is valid on the 4th active CLK edge after AVD transition to VIH
A13
0001 = Data is valid on the 5th active CLK edge after AVD transition to VIH (40Mhz*)
0010 = Data is valid on the 6th active CLK edge after AVD transition to VIH (50/54Mhz*)
A12
0011 = Data is valid on the 7th active CLK edge after AVD transition to VIH (60/66Mhz*)
0100 = Data is valid on the 8th active CLK edge after AVD transition to VIH (70Mhz*)
Programmable Wait State
0101 = Data is valid on the 9th active CLK edge after AVD transition to VIH (80/83Mhz*)
0110 = Data is valid on the 10th active CLK edge after AVD transition to VIH (90/100Mhz*)
0111 = Data is valid on the 11th active CLK edge after AVD transition to VIH (108/110Mhz*)
A11
1000 = Data is valid on the 12th active CLK edge after AVD transition to VIH (120Mhz*)
1001 = Data is valid on the 13th active CLK edge after AVD transition to VIH (133Mhz*,default)
1010 = Data is valid on the 14th active CLK edge after AVD transition to VIH
1011 = Data is valid on the 15th active CLK edge after AVD transition to VIH
[Table 12] Burst Address Sequences
Start
Addr.
0
1
Wrap
2
.
.
Continuous Burst
0-1-2-3-4-5-6...
1-2-3-4-5-6-7...
2-3-4-5-6-7-8...
.
.
Burst Address Sequence
8-word Burst
0-1-2-3-4-5-6-7
1-2-3-4-5-6-7-0
2-3-4-5-6-7-0-1
.
.
16-word Burst
0-1-2-3 ... -D-E-F
1-2-3-4 ... -E-F-0
2-3-4-5 ... -F-0-1
.
.
- 16 -

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]