L6713ATR 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

L6713ATR

2/3 phase controller with embedded drivers for Intel VR10, VR11 and AMD 6 bit CPUs

STMicroelectronics 

L6713A

Pin settings

Table 2. Pin description (continued)

N°

Pin

Function

Channel 1 current sense positive input.

30

CS1+ Connect through an R-C filter to the phase-side of the channel 1 inductor.

See “Layout guidelines” Section for proper layout of this connection.

Channel 1 current sense negative input.

31

CS1- Connect through a Rg resistor to the output-side of the channel 1 inductor.

See “Layout guidelines” Section for proper layout of this connection.

Soft-start oscillator, LTB gain and AMD selection pin.

It allows selecting between INTEL DACs and AMD DAC.

32

SS/ LTBG/ Short to SGND to select AMD DAC otherwise INTEL mode is selected.

AMD When INTEL mode is selected trough this pin it is possible to select the soft-

start time and also the gain of LTB Technology™. See “Soft-start” Section” and

See “Load transient boost technologyTM” Section for details.

Over voltage programming pin. Internally pulled up by 12.5 µA (typ) to 5 V.

Leave floating to use built-in protection thresholds as reported into Table 12.

33

OVP Connect to SGND through a ROVP resistor and filter with 100 pF (max) to set

the OVP threshold to a fixed voltage according to the ROVP resistor.

See “Over voltage and programmable OVP” Section Section for details.

Intel mode. Internally pulled up by 12.5 µA (typ) to 5 V.

34

VID_SEL

It allows selecting between VR10 (short to SGND, Table 8) or VR11 (floating,

See Table 7) DACs. See “Configuring the device” Section for details.

AMD mode. Not applicable. Needs to be shorted to SGND.

Over current set pin.

35

OCSET

Connect to SGND through a ROCSET resistor to set the OCP threshold. Connect

also a COCSET capacitor to set a delay for the OCP intervention.

See “Over current protection” Section for details.

Connect to the negative side of the load to perform remote sense.

36

FBG

See “Layout guidelines” Section for proper layout of this connection.

Oscillator pin.

It allows programming the switching frequency FSW of each channel: the

equivalent switching frequency at the load side results in being multiplied by the

phase number N.

37

OSC/

FAULT

Frequency is programmed according to the resistor connected from the pin vs.

SGND or VCC with a gain of 8 kHz/µA (see relevant section for details).

Leaving the pin floating programs a switching frequency of 200kHz per phase.

The pin is forced high (5 V) to signal an OVP FAULT: to recover from this

condition, cycle VCC or the OUTEN pin. See “Oscillator” Section for details.

VID7 - Intel mode. See VID5 to VID0 section.

DVID - AMD mode. DVID output.

38 VID7/DVID CMOS output pulled high when the controller is performing a D-VID transition

(with 32 clock cycle delay after the transition has finished). See “Dynamic VID

transitions” Section Section for details.

Intel mode. See VID5 to VID0 section.

39

VID6

AMD mode. Not applicable. Needs to be shorted to SGND.

9/64

Share Link: