LA7615 데이터 시트보기 (PDF) - SANYO -> Panasonic
부품명
상세내역
제조사
LA7615 Datasheet PDF : 39 Pages
| |||
LA7615
VIF Block - Input Signals and Test Conditions
1. All input signals are input to VIF IN in the test circuit diagram.
2. The input signal voltages are all taken to be the voltage at VIF IN in the test circuit diagram.
3. The signals and their levels are as follows.
Input signal
Input signal
SG1
SG2
Waveform
CW
A10054
45.75 MHz
CW
A10055
42.17 MHz
Condition
SG3
CW
A10056
41.25 MHz
SG4
CW
A10057
Variable frequency
SG5
45.75 MHz
87.5% video modulation
10-step waveform
(subcarrier: 3.58 MHz)
SG6
40 IRE
SG7
A10058
50 IRE
45.75 MHz
87.5% video modulation
Sweep signal
(APL: 50 IRE, sweep signal level: 40 IRE)
A10059
100 IRE
45.75 MHz
87.5% video modulation
Flat field signal
A10060
4. Before testing, adjust the D/A converter in the order presented below.
Parameter
APC DAC
Test point
Input signal
14 No signal, with pin 11 connected to ground
Adjustment
Set the pin 14 DC voltage to be as close to 3.8 V as possible.
PLL DAC
14 SG1, 93 dBµ
Set the pin 14 DC voltage to be as close to 3.8 V as possible.
Video level DAC 53 SG7, 93 dBµ
Trap
53 SG6, 93 dBµ
Set the pin 53 output level to be 2.0 ±0.2 Vpp.
Lower the D/A converter from its maximum (15) and set the circuit so that the
4.5 MHz component is at least –32 dB below the 100 kHz component.
No. 5841-16/39
Share Link: 