DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LAN9210 데이터 시트보기 (PDF) - SMSC -> Microchip

부품명
상세내역
제조사
LAN9210 Datasheet PDF : 147 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support
Datasheet
Table 2.4 System and Power Signals (continued)
NAME
SYMBOL
BUFFER
TYPE
NUM
PINS
DESCRIPTION
General Purpose
I/O data,
nLED1 (Speed
Indicator),
nLED2 (Link &
Activity Indicator),
nLED3 (Full-
Duplex
Indicator).
+3.3V I/O Power
Common Ground
+3.3V Analog
Power
+1.8V Analog
Power
Core Voltage
Decoupling
GPIO[2:0]/
nLED[3:1]
VDD_IO
VSS
VDD_A33
VDD_A18
VDD_CORE
IS/O12/
OD12
P
P
P
3
5
1 pad
3
General Purpose I/O data: These three
general-purpose signals are fully programmable
as either push-pull output, open-drain output or
input by writing the GPIO_CFG configuration
register in the CSR’s. They are also multiplexed
as GP LED connections.
GPIO signals are Schmitt-triggered inputs.
When configured as LED outputs these signals
are open-drain.
nLED1 (Speed Indicator). This signal is driven
low when the operating speed is 100Mbs,
during auto-negotiation and when the cable is
disconnected. This signal is driven high only
during 10Mbs operation.
nLED2 (Link & Activity Indicator). This signal
is driven low (LED on) when the LAN9210
detects a valid link. This signal is pulsed high
(LED off) for 80mS whenever transmit or
receive activity is detected. This signal is then
driven low again for a minimum of 80mS, after
which time it will repeat the process if TX or RX
activity is detected. Effectively, LED2 is
activated solid for a link. When transmit or
receive activity is sensed LED2 will flash as an
activity indicator.
nLED3 (Full-Duplex Indicator). This signal is
driven low when the link is operating in full-
duplex mode.
+3.3V I/O logic power supply pins
Common Ground
+3.3V analog power supply pins. See Note 2.1.
P
1
+1.8V analog power supply pin. This pin must
be connected externally to VDD_CORE. See
Note 2.1.
P
2
+1.8 V from internal core regulator. Both pins
must be connected together externally. Each
pin requires a 0.01uF decoupling capacitor. In
addition, pin 2 requires a bulk 4.7uF capacitor
(<2 Ohm ESR) in parallel. These pins must not
be used to supply power to other external
devices. See Note 2.1.
Note 2.1 Please refer to the SMSC application note AN16.6 - “Migrating from LAN9215 to the
LAN9210/LAN9211” for additional details.
Revision 2.7 (03-15-10)
18
DATASHEET
SMSC LAN9210

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]