M58LW128A 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

M58LW128A

128 Mbit (8Mb x16 or 4Mb x32, Uniform Block, Burst) 3V Supply Flash Memories

STMicroelectronics 

M58LW128A, M58LW128B

is the LSB of the address bus. When WORD is

High, VIH, the Double-Word wide x32 Bus Width is

selected and the data is read and written to on

DQ0-DQ31; A2 is the LSB of the address bus and

A1 is don’t care.

Ready/Busy (RB). The Ready/Busy output, RB,

is an open-drain output that can be used to identify

if the Program/Erase Controller is currently active.

When Ready/Busy is high impedance, the memo-

ry is ready for any read, program or erase opera-

tion. Ready/Busy is Low, VOL, during program and

erase operations. When the device is busy it will

not accept any additional Program or Erase com-

mands except Program/Erase Suspend. When the

Program/Erase Controller is idle, or suspended,

Ready Busy can float High through a pull-up resis-

tor.

The use of an open-drain output allows the Ready/

Busy pins from several memories to be connected

to a single pull-up resistor. A Low will then indicate

that one, or more, of the memories is busy.

Ready/Busy is not Low during a reset unless the

reset was applied when the Program/Erase Con-

troller was active; Ready/Busy can rise before Re-

set/Power-Down rises.

Program/Erase Enable (VPP). The Program/

Erase Enable input, VPP, is used to protect all

blocks, preventing Program and Erase operations

from affecting their data.

When Program/Erase Enable is Low, VIL, any pro-

gram or erase operation sent to the Command In-

terface will cause the VPP Status bit (bit3) in the

Status Register to be set. When Program/Erase

Enable is High, VIH, program and erase operations

can be performed on unprotected blocks. Pro-

gram/Erase Enable must be kept High during all

Program, Erase, Block Protect and Block Unpro-

tect operations, otherwise the operation is not

guaranteed to succeed and data may become cor-

rupt.

VDD Supply Voltage. The Supply Voltage, VDD,

is the core power supply. All internal circuits draw

their current from the VDD pin, including the Pro-

gram/Erase Controller.

A 0.1µF capacitor should be connected between

the Supply Voltage, VDD, and the Ground, VSS, to

decouple the current surges from the power sup-

ply. The PCB track widths must be sufficient to

carry the currents required during all operations of

the parts, see Table 16, DC Characteristics, for

maximum current supply requirements.

Input/Output Supply Voltage (VDDQ). The In-

put/Output Supply Voltage, VDDQ, is the input/out-

put buffer power supply. All input and output pins

and voltage references are powered and mea-

sured relative to the Input/Output Supply Voltage

pin, VDDQ.

The Input/Output Supply Voltage, VDDQ, must al-

ways be equal or less than the VDD Supply Volt-

age, including during Power-Up.

A 0.1µF capacitor should be connected between

the Input/Output Supply Voltage, VDDQ, and the

Ground, VSSQ, to decouple the current surges

from the power supply. If VDDQ and VDD are con-

nected together then only one decoupling capaci-

tor is required.

Ground (VSS). Ground, VSS, is the reference for

all core power supply voltages.

Ground (VSSQ). Ground, VSSQ, is the reference

for input/output voltage measurements. It is es-

sential to connect VSS and VSSQ to the same

ground.

13/65

Share Link: