M80C186XL16 데이터 시트보기 (PDF) - Intel
부품명
상세내역
제조사
M80C186XL16 Datasheet PDF : 44 Pages
| |||
M80C186XL
AC CHARACTERISTICS
MAJOR CYCLE TIMINGS (INTERRUPT ACKNOWLEDGE CYCLE)
TC e b55 C to a125 C VCC e 5V g10%
All timings are measured at 1 5V and 100 pF loading on CLKOUT unless otherwise noted
All output test conditions are with CL e 50 pF
For AC tests input VIL e 0 45V and VIH e 2 4V except at X1 where VIH e VCC b 0 5V
Values
Symbol
Parameter
M80C186XL16
M80C186XL20 Unit
Min
Max
Min
Max
M80C186XL GENERAL TIMING REQUIREMENTS (Listed More Than Once)
TDVCL Data in Setup (A D)
15
10
ns
TCLDX Data in Hold (A D)
1
1
ns
M80C186XL GENERAL TIMING RESPONSES (Listed More Than Once)
TCHSV Status Active Delay
1
31
1
25 ns
TCLSH Status Inactive Delay
1
30
1
25 ns
TCLAV Address Valid Delay
1
33
1
27 ns
TAVCH Address Valid to Clock High
0
0
ns
TCLAX Address Hold
0
0
ns
TCLDV Data Valid Delay
1
33
1
27 ns
TCHDX Status Hold Time
10
10
ns
TCHLH ALE Active Delay
20
20 ns
TLHLL ALE Width
TCLCL b 15
TCLCL b 15
ns
TCHLL ALE Inactive Delay
20
20 ns
TAVLL Address Valid to ALE Low TCLCH b 15
TCLCH b 10
ns
TLLAX Address Hold to ALE
TCHCL b 15
TCHCL b 10
ns
Inactive
TCLAZ Address Float Delay
TCLAX
20
TCLAX
20 ns
TCVCTV Control Active Delay 1
1
31
1
25 ns
TCVCTX Control Inactive Delay
1
31
1
25 ns
TDXDL DEN Inactive to DT R Low
0
0
ns
TCHCTV
TCVDEX
TCLLV
Control Active Delay 2
DEN Inactive Delay
(Non-Write Cycles)
LOCK Valid Invalid Delay
1
31
1
22 ns
1
31
1
22 ns
1
35
1
22 ns
Test
Conditions
Equal
Loading
Equal
Loading
Equal
Loading
21
Share Link: 