MB15F03 데이터 시트보기 (PDF) - Fujitsu

부품명

상세내역

제조사

MB15F03

Dual Serial Input PLL Frequency Synthesizer

Fujitsu 

s PHASE DETECTOR OUTPUT WAVEFORM

frIF/RF

fpIF/RF

tWU

LD

(FC bit = High)

H

DoIF/RF

Z

(FC bit = Low)

DoIF/RF

Z

tWL

L

MB15F03

LD Output Logic Table

IF–PLL section

RF–PLL section

LD output

Locking state / Power saving state Locking state / Power saving state

H

Locking state / Power saving state Unlocking state

L

Unlocking state

Unlocking state

Locking state / Power saving state

L

Unlocking state

L

Note: • Phase error detection range = −2π to +2π

• Pulses on DoIF/RF signals are output to prevent dead zone.

• LD output becomes low when phase error is tWU or more.

• LD output becomes high when phase error is tWL or less and continues to be so for three cycles or more.

• tWU and tWL depend on OSCin input frequency as follows.

tWU > 8/fosc: i.e. tWU > 625ns when foscin = 12.8 MHz

tWL < 16/fosc: i.e. tWL < 1250ns when foscin = 12.8 MHz

11

Share Link: