MIC2185 데이터 시트보기 (PDF) - Micrel
부품명
상세내역
제조사
MIC2185 Datasheet PDF : 15 Pages
| |||
MIC2185
Absolute Maximum Ratings (Note 1)
Supply Voltage (VINA, VINP).......................................... 15V
Digital Supply Voltage (VDD)............................................ 7V
Skip Pin Voltage (VSKIP) ....................................–0.3V to 7V
Comp Pin Voltage (VCOMP) ...............................–0.3V to 3V
Feedback Pin Voltage (VFB) ..............................–0.3V to 3V
Enable Pin Voltage (VEN/UVLO).......................–0.3V to 15V
Current Sense Voltage (VCSH) ..........................–0.3V to 1V
Sync Pin Voltage (VSYNC) ................................–0.3V to 7V
Freq/2 Pin Voltage (VFREQ/2).............................–0.3V to 7V
Power Dissipation (PD)
16 lead SOP ...................................400mW @ TA = 85°C
16 lead QSOP .................................245mW@ TA = 85°C
Ambient Storage Temp ............................. –65°C to +150°C
Micrel, Inc.
Operating Ratings (Note 2)
Supply Voltage (VINA, VINP)......................... +2.9V to +14V
Operating Ambient Temperature...........–40°C ≤ TA ≤ +85°C
Junction Temperature .........................–40°C ≤ TJ ≤ +125°C
PackageThermal Resistance
θJA 16-lead SOP ................................................ 100°C/W
θJA 16-lead QSOP ............................................. 163°C/W
ESD Rating, Note 3
Electrical Characteristics
VINA= 5V, VinP= VOUT=12V, VEN/UVLO = 5V, VSKIP = 0V, VFREQ/2 = 0V, VCSH = 0V, TJ = 25°C, unless otherwise specified. Bold values
indicate –40°C < TJ < +125°C.
Parameter
Condition
Min Typ Max Units
Regulation
Feedback Voltage Reference
(±1%)
1.233 1.245 1.258 V
(±2%)
1.220
1.270 V
Feedback Bias Current
3V ≤ VINA ≤ 9V; 0mV ≤ CSH ≤ 75mV; (±3%)
1.208 1.245 1.282 V
50
nA
Output Voltage Line Regulation
Output Voltage Load Regulation
3V ≤ VINA ≤ 9V
0mV ≤ CSH ≤ 75mV
+0.08
–1.2
%/V
%
Input & VDD Supply
VINA Input Current, PWM mode
VINP Input Current, PWM mode
VINA Input Current, SKIP mode
Shutdown Quiescent Current
Digital Supply Voltage (VDD)
Digital Supply Load Regulation
Undervoltage Lockout
Reference Output (VREF)
Reference Voltage
VSKIP = 0V
VSKIP = 0V (excluding external MOSFET gate current)
VSKIP = 5V
VEN/UVLO = 0V; (IVINA + IVINP)
IL = 0
IL = 0 to 0.5mA
VDD upper threshold (turn on threshold)
VDD lower threshold (turn off threshold)
(±1.5%)
0.8
mA
3.8
mA
0.6
mA
0.5
µA
2.8
3.0
3.2
V
0.03
V
2.9 2.75
V
2.65
V
1.226 1.245 1.264 V
(±2.5%)
1.213
1.276 V
Reference Voltage Line
Regulation
5V < VinA < 9V
2
mV
Reference Voltage Load
Regulation
0 < IREF < 100µA
1
mV
Enable/UVLO
Enable Input Threshold
0.6
0.9
1.2
V
UVLO Threshold
1.4
1.5
1.6
V
UVLO Hysteresis
140
mV
Enable Input Current
VEN/UVLO = 5V
0.2
5
µA
October 2005
3
MIC2185
Share Link: 