NT7502 데이터 시트보기 (PDF) - Novatek Microelectronics

부품명

상세내역

제조사

NT7502

65 X 132 RAM-Map LCD Controller / Driver

Novatek Microelectronics 

NT7502

5. Read Status

A0 E R / W D7

RD WR

0 0 1 BUSY

D6

D5

D4 D3

ADC ON/OFF RESET 0

D2 D1 D0

000

Busy:

ADC:

When high, the NT7502 is busy due to internal operation or reset. Any command is rejected until BUSY goes low.

The busy check is not required if enough time is provided for each cycle.

Indicates the relationship between RAM column address and segment drivers. When low, the display is reversed

and column address “131-n” corresponds to segment driver n. When high, the display is normal and column

address corresponds to segment driver n.

ON/OFF: Indicates whether the display is on or off. When low, the display turns on. When high, the display turns off. This is

the opposite of Display ON/OFF command

RESET: Indicates the initialization is in progress by RES signal or by reset command. When low, the display is on. When

high, the chip is being reset.

6. Write Display Data

Write 8-bit data in display RAM. As the column address automatically increments by 1 after each write, the microprocessor

can continue to write data of multiple words.

A0 E R / W D7 D6 D5 D4 D3 D2 D1 D0

RD WR

11 0

Write data

7. Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address

automatically increments by 1 after each write, the microprocessor can continue to read data of multiple words. A single

dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL

DESCRIPTION for details. Note that no display data can be read via the serial interface.

A0 RD WR D7 D6 D5 D4 D3 D2 D1 D0

10 1

Read data

8. ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pads can

be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address

section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

A0 E R / W D7 D6 D5 D4 D3 D2 D1 D0

RD WR

01 0 1010000D

When D is low, rotation is to the right (normal direction)

When D is high, rotation is to the left (reverse direction)

9. Normal/ Reverse Display

Reverses the Display ON/OFF status without rewriting the contents of the display data RAM.

A0 E R / W D7 D6 D5 D4 D3 D2 D1 D0

RD WR

01 0 1010011D

When D is low, the RAM data is high, with LCD ON potential (normal display)

When D is high, the RAM data is low, with LCD ON potential (reverse display)

25

Share Link: