PCF212311 데이터 시트보기 (PDF) - NXP Semiconductors.

부품명

상세내역

제조사

PCF212311

SPI Real time clock/calendar

NXP Semiconductors. 

NXP Semiconductors

PCF2123

SPI Real time clock/calendar

seconds counter 58 59

59 00

00 01

minutes counter

11 12

INT when SI enabled

MSF when SI enabled

INT when only MI enabled

MSF when only MI enabled

001aaf905

In this example, TI_TP is set to logic 1 resulting in 1⁄64 Hz wide interrupt pulse and the MSF flag is

not cleared after an interrupt.

Fig 14. INT example for MI and SI

Table 26. Effect of bits MI and SI on INT generation

Minute interrupt (bit MI) Second interrupt (bit SI) Result

0

0

no interrupt generated

1

0

an interrupt once per minute

0

1

an interrupt once per second

1

1

an interrupt once per second

The minute and second flag (bit MSF) is set logic 1 when either the seconds or the

minutes counter increments according to the currently enabled interrupt. The flag can be

read and cleared by the interface. The status of bit MSF does not affect the INT pulse

generation. If the MSF flag is not cleared prior to the next coming interrupt period, an INT

pulse will still be generated.

The purpose of the flag is to allow the controlling system to interrogate the PCF2123 and

identify the source of the interrupt, i.e., minute or second, countdown timer or alarm.

Table 27. Effect of MI and SI on MSF

Minute interrupt (bit MI) Second interrupt (bit SI)

0

0

1

0

0

1

1

1

Result

MSF never set

MSF set when minutes counter

increments

MSF set when seconds counter

increments

MSF set when seconds counter

increments

The duration of both of these timers will be affected by the register Offset_register (see

Section 8.9). Only when the Offset_register has the value 00h the periods will be

consistent.

PCF2123

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 5 — 27 April 2011

© NXP B.V. 2011. All rights reserved.

21 of 63

Share Link: