S5L9274 데이터 시트보기 (PDF) - Samsung

부품명

상세내역

제조사

S5L9274

DECODER FOR CD-MP3/CD-ROM

Samsung 

DECODER FOR CD-MP3/CD-ROM

S5L9274

11 = 32 BCKs. Data valid for the last 16 BCKs

bit5

M_DATMF

Must be set equal to '1' for the input data with MSB first

bit4

M_C2PMF

Must be set equal to '1' for the input C2PO with MSB first

bit3

M_LRB.

Must be set equal to '1' if HIGH of LRCK indicates the left channel.

bit2

M_LATCH( not enable )

1 : Input data is latched on the rising edge of BCK,

0 : Input data is latched on the falling edge of BCK.

bit1

M_C2PEN

1 : C2PO data is input with other data,

0 : No C2PO data is input with other data.

bit0

M_PHILIPS.

When the CD-DSP data format is as PHILIPS', this bit should be a

logical '1'

1: Supports PHILIPS' IIS DSP interface format.

0 : Do not supports PHILIPS' IIS DSP interface format.

default value : 0x00

H_HEAD_W 8'hB2

MODE1, MODE2-Form1, MODE2-Form2

bit7

Mode2/Mode1

1 : Mode2

0 : Mode1

bit6

Form2/Form1

1 : Form2

0 : Form1

bit5

AC. Auto correction

1 : CD-ROM decoder acts as according to the value of mode/form bits in

the header/sub header

0 : CD-ROM decoder acts as according to the value of bit7:6 of this

register

bit4

DSCR .Descrambling Enable/Disable

1 : Descrambling Enable

0 : Descrambling Disable

bit3:0

not used

H_OPSR_W 8'hB3

0x00: Set CDROM decoding mode to IDLE mode. CDROM decoder

discards all input bitstream and does no decoding. All registers

containing decoded header information is not valid in this mode.

0x90: Set CDROM decoding mode to MONITORING mode. Decodes

Header only.

0x91: Set CDROM decoding mode to DECODING mode. This causes

S5L9274 starts to decode the following sector and store to DRAM.

H_START_M 8'hB4

Not Used

H_START_S 8'hB5

Not Used

H_START_F 8'hB6

Not Used

H_ECC_EN 8'hB7

Control register for ECC enable/disable.

bit7:1

not used

bit0

H : Ecc Enable

default value : 0x00

13

Share Link: