XC2365 데이터 시트보기 (PDF) - Infineon Technologies

부품명

상세내역

제조사

XC2365

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance

Infineon Technologies 

XC2365

XC2000 Family Derivatives

Preliminary

Functional Description

3

Functional Description

The architecture of the XC236x combines advantages of RISC, CISC, and DSP

processors with an advanced peripheral subsystem in a very well-balanced way. In

addition, the on-chip memory blocks allow the design of compact systems-on-silicon with

maximum performance (computing, control, communication).

The on-chip memory blocks (program code-memory and SRAM, dual-port RAM, data

SRAM) and the set of generic peripherals are connected to the CPU via separate buses.

Another bus, the LXBus, connects additional on-chip resources as well as external

resources (see Figure 3). This bus structure enhances the overall system performance

by enabling the concurrent operation of several subsystems of the XC236x.

The following block diagram gives an overview of the different on-chip components and

of the advanced, high bandwidth internal bus structure of the XC236x.

PSR A M

8/16/32 Kbytes

Program Flash 0

256 Kbytes

Program Flash 1

128/192/256 Kbytes

Program Flash 2

0/64 Kbytes

System Functions

Clock, Reset,

Stand-By RAM

D PR A M

2 Kbytes

D SR A M

16 Kbytes

CPU

C166SV2 - Core

Interrupt & PEC

Interrupt Bus

OCDS

Debug Support

EB C

LXBus Control

External Bus

C o n tro l

WDT

RTC

ADC1

8 -Bit /

1 0 -Bit

8 Ch.

ADC0

8 -Bit/

1 0 -Bit

8 Ch.

GPT

T2

T3

T4

CC2 CCU61 CCU60

T7 T12 T12

T8 T13 T13

T5

BRTG6en

P1 5

Port 5

5

11

P1 0

16

Figure 3 Block Diagram

USIC2 USIC1 USIC0

2 Ch., 2 Ch., 2 Ch.,

64 x 64 x 64 x

Buffer Buffer Buffer

M ulti

CAN

RS232, RS232, RS232,

LIN, LIN, LIN,

SPI, SPI, SPI,

IIC, IIS IIC, IIS IIC, IIS

3 ch.

P7 P6 P4

53 4

P2

P1 P0

13

8

8

MC_XC236X_BLOCKDIAGRAM

Data Sheet

27

V0.1, 2007-06

Draft Version

Share Link: