DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SX8723C 데이터 시트보기 (PDF) - Semtech Corporation

부품명
상세내역
제조사
SX8723C
Semtech
Semtech Corporation Semtech
SX8723C Datasheet PDF : 67 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
SX8723C
ZoomingADC for sensing data acquisition
ADVANCED COMMUNICATIONS & SENSING
DATASHEET
6.3 GPIO
The GPIO block is a multipurpose 2 bit input/output port. In addition to digital behavior, D0 and D1 pins can be
programmed as analog pins in order to be used as output (reference voltage monitoring) and input for an external
reference voltage (For further details see Figure 6, Figure 7, Figure 8 and Figure 9). Each port terminal can be
individually selected as digital input or output.
RegOut[4]
0
D0/VREFOUT
1
RegMode [1]
Internal
Bandgap
reference
VBG
+
-
1.22V
0
VREF
1
D1/VREFIN
RegMode [0] RegOut[5]
1
0
Figure 4. GPIO bloc diagram
RegOut[0]
RegIn[0]
ZoomingADC
RegOut [1]
RegIn [1]
The direction of each bit within the GPIO block (input only or input/output) can be individually set using the bits of the
RegOut (address 0x40) register. If D[x]Dir = 1, both the input and output buffer are active on the corresponding GPIO
block pin. If D[x]Dir= 0, the corresponding GPIO block pin is an input only and the output buffer is in high impedance.
After power on reset the GPIO block pins are in input/output mode (D[x]Dir are reset to 1).
The input values of GPIO block are available in RegIn (address 0x41) register (read only). Reading is always direct - there
is no debounce function in the GPIO block. In case of possible noise on input signals, an external hardware filter has to
be realized. The input buffer is also active when the GPIO block is defined as output and the effective value on the pin
can be read back.
Data stored in the LSB bits of RegOut register are outputted at GPIO block if D[x]Dir= 1. The default values after power
on reset is low (0).
The digital pins are able to deliver a driving current up to 8 mA.
When the bits VrefD0Out and VrefD1In in the RegMode (address 0x70) register are set to 1 the D0 and D1 pins digital
behavior are automatically bypassed in order to either input or output the voltage reference signals.
Revision 1.01
© Semtech
January 2011
Page 15
www.semtech.com/products/

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]