DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TDA8594 데이터 시트보기 (PDF) - NXP Semiconductors.

부품명
상세내역
제조사
TDA8594
NXP
NXP Semiconductors. NXP
TDA8594 Datasheet PDF : 48 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
NXP Semiconductors
TDA8594
I2C-bus controlled 4 × 50 W power amplifier
Table 17. Characteristics …continued
Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specified.
Tested at Tamb = 25 °C; guaranteed for Tamb = 40 °C to +105 °C.
Symbol
Parameter
Conditions
Min Typ Max Unit
tamp_on
amplifier on time
time from amplifier mute to
[3]
amplifier on; 90 % of output
signal; ILO = 0 µA
I2C-bus mode;
360 520 870 ms
with ILO = 10 µA +30 ms;
no DC load (IB1[D1] = 0);
low pop disabled (IB2[D3] = 1);
see Figure 3
I2C-bus mode;
with ILO = 10 µA +35 ms;
DC load active (IB1[D1] = 1);
low pop disabled (IB2[D3] = 1);
see Figure 4
565 695 1015 ms
I2C-bus mode;
with ILO = 10 µA +30 ms;
DC load active (IB1[D1] = 1);
low pop enabled (IB2[D3] = 0);
see Figure 5
710 890 1270 ms
legacy mode;
with ILO = 10 µA +20 ms;
VSTB = 7 V; RADSEL = 0 ;
see Figure 6
510 720 1120 ms
toff
amplifier switch-off time
time to DC output voltage < 0.1 V; [3]
I2C-bus mode; ILO = 0 µA
with ILO = 10 µA +0 ms;
low pop enabled (IB2[D3] = 0);
120 245 530 ms
see Figure 4
with ILO = 10 µA +0 ms;
low pop disabled (IB2[D3] = 1);
see Figure 5
140 280 620 ms
td(mute-on)
mute to on delay time
td(soft_mute)
soft mute delay time
from 10 % to 90 % of output
-
signal; IB2[D1] and IB2[D2] = 1 to
0; Vi = 50 mV; see Figure 6
from 90 % to 10 % of output
-
signal; Vi = 50 mV; IB2[D1] and
IB2[D2] = 0 to 1 (soft mute);
see Figure 6
20
40
ms
20
40
ms
td(fast_mute)
fast mute delay time
from 90 % to 10 % of output
signal; VSTB from 8 V to 1.3 V
(fast mute); see Figure 6
-
0.1 1
ms
t(start-Vo(off))
engine start to output off time VP from 14.4 V to 7 V; Vo < 0.5 V;
-
see Figure 8
0.1 1
ms
t(start-SVRoff)
engine start to SVR off time
I2C-bus interface[4]
VP from 14.4 V to 7 V;
VSVR < 2 V; see Figure 8
-
40
75
ms
VIL
LOW-level input voltage
pins SCL and SDA
VIH
HIGH-level input voltage
pins SCL and SDA
VOL
LOW-level output voltage
pin SDA; IL = 5 mA
-
-
2.3 -
-
-
1.5 V
5.5 V
0.4 V
TDA8594_2
Product data sheet
Rev. 02 — 11 December 2007
© NXP B.V. 2007. All rights reserved.
29 of 48

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]