MAJOR REVISIONS IN THIS EDITION (1/2)
Page
p.38
p.40
p.54
p.67
p.77
p.78
p.82
p.83
p.85
p.86
p.89
p.163
p.203
p.205
p.214
p.247
Description
Table 2-1. Pin Input/Output Circuit Types
Correction of ports 8 and 9 input/output circuit types
Figure 2-1. I/O Circuits of Pins
Change of type 17-A to type 17-G
Addition of oscillator mode register to Table 3-5. Special Function Register List
4.1 EEPROM Functions
Change of the number of rewrite frequency per 1 byte as follows:
10,000 times → 100,000 times
5.2.3 Port 2
• Correction of description
• Correction of Figure 5-4. P20 to P27 Block Diagram
5.2.4 Port 3
• Correction of description
• Correction of Figure 5-5. P30 to P37 Block Diagram
5.2.8 Port 8
• Correction of description
• Addition of Figure 5-9. P81 Block Diagram
• Correction of Figure 5-10. P82 to P87 Block Diagram
5.2.9 Port 9
• Correction of description
• Correction of Figure 5-11. P90 to P97 Block Diagram
Table 5-3. Port Mode Register and Output Latch Settings when Using Alternate Functions
• Change of P×× setting values of P20 to P27 and P30 to P37 from 0 to ×
• Change of Note 2
Addition of Note in Figure 5-13. Port Mode Register (PM2, PM3) Format
CHAPTER 6 CLOCK GENERATOR
• Addition of oscillator mode register to Table 6-1. Clock Generator Configuration
• Change of Figure 6-1. Clock Generator Block Diagram
• Addition of (2) Oscillator mode register (OSCM) to 6.3 Clock Generator Control Register
• Addition of explanation of oscillator mode register to 6.5 Operation of Clock Generator
13.6 Cautions on Emulation
Change of in-circuit emulator of (1) D/A converter mode register (DAM1) as follows:
IE-78001-R-A → IE78K0-NS
Addition of (2) A/D converter of IE-780974-NS-EM1
16.9 Cautions on Emulation
Change of in-circuit emulator of (1) LCD timer control register (LCDTM) as follows:
IE-78001-R-A → IE78K0-NS
17.1 Sound Generator Function
Correction of description on (1) Basic cycle output signal (with/without amplitude)
18.2 Meter Controller/Driver Configuration
Addition of Cautions to (1) Free running up counter (MCNT)
Table 20-1. HALT Mode Operating Status
Correction of HALT mode operating status of A/D converter
Operable → Operation stops
The mark shows major revised points.
6