W91031 데이터 시트보기 (PDF) - Winbond

부품명

상세내역

제조사

W91031

CALLING LINE IDENTIFIER

Winbond 

Preliminary W91031

DCLK

VHM

VLM

t R1

VHM = 0.7 VDD , VLM = 0.3 VDD

Figure 8-7. DCLK Mode 1 Input Timing

Nth byte data

(N + 1)th byte data

Demodulated

stop start

stop start

internal

b6 b7

1

0 b0 b1 b2 b3 b4 b5 b6 b7

1

0 b0

bit stream

t RL

FDRN

DCLK

Note 1

t DDS

t DDH

Note 2

1/f DCLK1

DATA

b5 b6 b7 b0 b1 b2 b3 b4 b5 b6 b7

b0

(N - 1)th byte data

Nth byte data

Notes:

1. FDRN cleared to high by DCLK.

2. FDRN not cleared, low for maximum time (1/2 bit width).

Figure 8-8. Serial Data Interface Timing of FSK Demodulation in Mode 1

- 21 -

Publication Release Date: August 2000

Revision A1

Share Link: