AT24C01D-CUM-T 데이터 시트보기 (PDF) - Unspecified

부품명

상세내역

제조사

AT24C01D-CUM-T

I2C-Compatible (2-wire) Serial EEPROM 1-Kbit (128 x 8) or 2-Kbit (256 x 8)

Unspecified 

Figure 6-2. Random Read

SCL

12 3 4 567 89 12 345 67 89

SDA

Start

by

Master

Device Address Byte

Word Address Byte

10

MSB

1 0 A2 A1 A0 0

0 A7 A6 A5 A4 A3 A2 A1 A0 0

MSB

ACK

from

Slave

ACK

from

Slave

Dummy Write

12 3 4 567 89 12 345 67 89

Device Address Byte

Data Word (n)

Start

by

Master

10

MSB

1 0 A2 A1 A0 1

0 D7 D6 D5 D4 D3 D2 D1 D0 1

MSB

ACK

from

Slave

NACK

from

Master

Stop

by

Master

6.3 Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Read. After the bus Master

receives a data word, it responds with an acknowledge. As long as the EEPROM receives an ACK, it will

continue to increment the word address and serially clock out sequential data words. Figure 6-3 depicts a

Sequential Read sequence that was initiated as a Current Address Read. When the maximum memory address

is reached, the data word address will “roll over” and the sequential read will continue from the beginning of the

memory array. All types of Read operations will be terminated if the bus Master does not respond with an ACK

(it NACKs) during the ninth clock cycle, which will force the device into standby mode. After the NACK response,

the Master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next

sequence.

Figure 6-3. Sequential Read, Initiated by a Current Address Read

SCL

12 3 4 567 89 12 345 67 89

Device Address Byte

Data Word (n)

SDA

Start

by

Master

1 0 1 0 A2 A1 A0 1 0 D7 D6 D5 D4 D3 D2 D1 D0 0

MSB

MSB

ACK

from

Slave

ACK

from

Master

12 3 4 567 89 12 345 67 89 123 45 67 89

Data Word (n+1)

Data Word (n+2)

Data Word (n+x)

D7 D6 D5 D4 D3 D2 D1 D0 0 D7 D6 D5 D4 D3 D2 D1 D0 0 D7 D6 D5 D4 D3 D2 D1 D0 1

MSB

MSB

MSB

ACK

from

Master

ACK

from

Master

NACK

from

Master

Stop

by

Master

7. Device Default Condition from Atmel

The AT24C01D/02D is delivered with the EEPROM array set to Logic 1, resulting in FFh data in all locations.

12 AT24C01D and AT24C02D [DATASHEET]

Atmel-8871D-SEEPROM-AT24C01D-02D-Datasheet_102015

Share Link: