AD8402AN1 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD8402AN1 Datasheet PDF : 32 Pages
| |||
AD8400/AD8402/AD8403
Like a mechanical potentiometer, RDAC is symmetrical. The
resistance between the Wiper W and Terminal A also produces
a digitally controlled complementary resistance, RWA. When
these terminals are used, the B terminal can be tied to the wiper
or left floating. RWA starts at the maximum and decreases as the
data loaded into the RDAC latch increases. The general transfer
equation for this RWA is
RWA(D)
=
256 − D
256
×
RAB
+
RW
(3)
where D is the data loaded into the 8-bit RDAC# latch, and RAB
is the nominal end-to-end resistance.
For example, when the B terminal is either open-circuited or
tied to the Wiper W, the following RDAC latch codes result in
the following RWA (for the 10 kΩ version):
Table 11.
D (Dec)
255
128
1
0
RWA (Ω)
89
5,050
10,011
10,050
Output State
Full-Scale
Midscale (RS = 0 Condition)
1 LSB
Zero-Scale
The typical distribution of RAB from channel to channel
matches within ±1%. However, device-to-device matching
is process lot dependent and has a ±20% variation. The tem-
perature coefficient, or the change in RAB with temperature,
is 500 ppm/°C.
The wiper-to-end-terminal resistance temperature coefficient
has the best performance over the 10% to 100% of adjustment
range where the internal wiper contact switches do not con-
tribute any significant temperature related errors. The graph in
Figure 18 shows the performance of RWB tempco vs. code. Using
the potentiometer with codes below 32 results in the larger
temperature coefficients plotted.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates an output voltage
proportional to the input voltage applied to a given terminal.
For example, connecting the A terminal to 5 V and the B termi-
nal to ground produces an output voltage at the wiper starting
at 0 V up to 1 LSB less than 5 V. Each LSB is equal to the voltage
applied across the A to B terminals divided by the 256-position
resolution of the potentiometer divider. The general equation
defining the output voltage with respect to ground for any given
input voltage applied to the A to B terminals is
VW
=
D
256
×
VAB
+ VB
(4)
Operation of the digital potentiometer in the voltage divider
mode results in more accurate operation over temperature.
Here the output voltage is dependent on the ratio of the internal
resistors, not the absolute value; therefore, the temperature drift
improves to 15 ppm/°C.
At the lower wiper position settings, the potentiometer divider
temperature coefficient increases because the contribution of
the CMOS switch wiper resistance becomes an appreciable
portion of the total resistance from the B terminal to the
Wiper W. See Figure 17 for a plot of potentiometer tempco
performance vs. code setting.
DIGITAL INTERFACING
The AD8400/AD8402/AD8403 contain a standard SPI-
compatible, 3-wire, serial input control interface. The three
inputs are clock (CLK), chip select (CS), and serial data input
(SDI). The positive-edge sensitive CLK input requires clean
transitions to avoid clocking incorrect data into the serial input
register. For the best result, use logic transitions faster than
1 V/μs. Standard logic families work well. If mechanical switches
are used for product evaluation, they should be debounced by
a flip-flop or other suitable means. The block diagrams in
Figure 46, Figure 47, and Figure 48 show the internal digital
circuitry in more detail. When CS is taken active low, the clock
loads data into the 10-bit serial register on each positive clock
edge (see Table 12).
CS
VDD
CLK
D7
A1
EN
RDAC
W1
ADDR
LATCH
NO. 1
B1
A1 DEC
D0
A0
D7
10-BIT
SER
REG
SDI
DI D0
8
AD8400
GND
Figure 46. AD8400 Block Diagram
CS
CLK
SDI
EN
ADDR
A1 DEC
A0
D7
10-BIT
SER
REG
DI D0
8
AD8402 VDD
D7
A1
RDAC
LATCH
W1
NO. 1
B1
D0 R
D7
A4
RDAC
W4
LATCH
NO. 2
B4
D0 R
SHDN
DGND
RS
AGND
Figure 47. AD8402 Block Diagram
Rev. E | Page 21 of 32
Share Link: 