LF-H41S 데이터 시트보기 (PDF) - Micrel
부품명
상세내역
제조사
LF-H41S Datasheet PDF : 54 Pages
| |||
Micrel, Inc.
KSZ8041NL/RNL
Pin Description – KSZ8041RNL
Pin Number Pin Name
Type(1) Pin Function
1
GND
Gnd
Ground
2
VDDPLL_1.8
P
1.8V analog VDD
3
VDDA_3.3
P
3.3V analog VDD
4
RX-
I/O
Physical receive or transmit signal (- differential)
5
RX+
I/O
Physical receive or transmit signal (+ differential)
6
TX-
7
TX+
I/O
Physical transmit or receive signal (- differential)
I/O
Physical transmit or receive signal (+ differential)
8
XO
O
Crystal feedback – for 25 MHz crystal
This pin is a no connect if oscillator or external clock source is used.
9
XI
10
REXT
11
MDIO
I
Crystal / Oscillator / External Clock Input
25MHz +/-50ppm
I/O
Set physical transmit output current
Connect a 6.49KΩ resistor in parallel with a 100pF capacitor to ground on this
pin. See KSZ8041RNL reference schematics.
I/O
Management Interface (MII) Data I/O
This pin requires an external 4.7KΩ pull-up resistor.
12
MDC
I
Management Interface (MII) Clock Input
This pin is synchronous to the MDIO data interface.
13
PHYAD0
Ipu/O
The pull-up/pull-down value is latched as PHYADDR[0] during power-up / reset.
See “Strapping Options” section for details.
14
PHYAD1
Ipd/O
The pull-up/pull-down value is latched as PHYADDR[1] during power-up / reset.
See “Strapping Options” section for details.
15
RXD1 /
Ipd/O
RMII Mode:
RMII Receive Data Output[1](2) /
PHYAD2
Config Mode:
The pull-up/pull-down value is latched as PHYADDR[2] during
power-up / reset. See “Strapping Options” section for details.
16
RXD0 /
Ipu/O
RMII Mode:
RMII Receive Data Output[0](2) /
DUPLEX
Config Mode:
Latched as DUPLEX (register 0h, bit 8) during power-up /
reset. See “Strapping Options” section for details.
17
VDDIO_3.3
P
3.3V digital VDD
18
CRS_DV /
Ipd/O RMII Mode:
Carrier Sense/Receive Data Valid Output /
CONFIG2
Config Mode:
The pull-up/pull-down value is latched as CONFIG2 during
power-up / reset. See “Strapping Options” section for details.
19
REF_CLK
O
50MHz Clock Output
This pin provides the 50MHz RMII reference clock output to the MAC.
20
RX_ER /
Ipd/O RMII Mode:
RMII Receive Error Output /
ISO
Config Mode: The pull-up/pull-down value is latched as ISOLATE during
power-up / reset. See “Strapping Options” section for details.
21
INTRP
Opu
Interrupt Output: Programmable Interrupt Output
Register 1Bh is the Interrupt Control/Status Register for programming the
interrupt conditions and reading the interrupt status. Register 1Fh bit 9 sets the
interrupt output to active low (default) or active high.
22
NC
O
No connect
23
TX_EN
I
RMII Transmit Enable Input
September 2010
16
M9999-090910-1.4
Share Link: 