MC145503P 데이터 시트보기 (PDF) - LANSDALE Semiconductor Inc.
부품명
상세내역
제조사
MC145503P Datasheet PDF : 26 Pages
| |||
ML145502, ML145503, ML145505
LANSDALE Semiconductor, Inc.
ABSOLUTE MAXIMUM RATINGS (Voltage Referenced to VSS)
Rating
Symbol
Value
Unit
DC Supply Voltage
VDD, VSS
– 0.5 to 13
V
Voltage, Any Pin to VSS
V
– 0.5 to VDD + 0.5 V
DC Drain Per Pin (Excluding VDD, VSS)
I
10
mA
Operating Temperature Range
Storage Temperature Range
TA
– 40 to + 85
°C
Tstg
– 85 to + 150
°C
RECOMMENDED OPERATING CONDITIONS (TA = – 40 to + 85°C)
Characteristic
DC Supply Voltage
Dual Supplies: VDD = – VSS, (VAG = VLS = 0 V)
Single Supply: VDD to VSS (VAG is an Output, VLS = VDD or VSS)
ML145502, ML145503, ML145505 (Using Internal 3.15 V Reference)
This device contains circuitry to protect
against damage due to high static voltages or
electric fields; however, it is advised that
normal precautions be taken to avoid applica-
tion of any voltage higher than maximum rated
voltages to this high impedance circuit. For
proper operation it is recommended that Vin
and Vout be constrained to the range VSS (Vin
or Vout) VDD.
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., VSS, VDD,
VLS, or VAG).
Min
Typ
Max
Unit
4.75
5.0
V
6.3
8.5
—
12.6
ML145502 Using Internal 2.5 V Reference
ML145502 Using Internal 3.78 V Reference
ML145502 Using External 1.5 V Reference, Referenced to VAG
Power Dissipation
CMOS Logic Mode (VDD to VSS = 10 V, VLS = VDD)
TTL Logic Mode (VDD = + 5 V, VSS = – 5 V, VLS = VAG = 0 V)
Power Down Dissipation
7.0
—
12.6
9.5
—
12.6
4.75
—
12.6
mW
—
40
70
—
50
90
—
0.1
1.0
mW
Frame Rate Transmit and Receive
7.5
8.0
8.5
kHz
Data Rate
ML145503
Must Use One of These Frequencies, Relative to MSI Frequency of 8 kHz
—
128
—
kHz
—
1536
—
—
1544
—
—
2048
—
—
2560
—
Data Rate for ML145502, ML145505
64
—
4096
kHz
Full Scale Analog Input and Output Level
Vp
ML145503, ML145505
—
3.15
—
ML145502 (Vref = VSS)
RSI = VDD
—
3.78
—
RSI = VSS
—
3.15
—
RSI = VAG
—
2.5
—
ML145502 Using an External Reference V oltage Applied at Vref Pin RSI = VDD
—
1.51 x Vref
—
RSI = VSS
—
1.26 x Vref
—
RSI = VAG
—
Vref
—
DIGITAL LEVELS (VSS to VDD = 4.75 V to 12.6 V, TA = – 40 to + 85°C)
Characteristic
Symbol
Min
Max
Unit
Input Voltage Levels (TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI, PDI)
CMOS Mode (VLS = VDD, VSS is Digital Ground)
TTL Mode (VLS ≤ VDD – 4.0 V, VLS is Digital Ground)
V
“0”
VIL
—
0.3 x VDD
“1”
VIH
0.7 x VDD
—
“0”
VIL
—
VLS + 0.8 V
“1”
VIH
VLS + 2.0 V
—
Output Current for TDD (Transmit Digital Data)
CMOS Mode (VLS = VDD, VSS = 0 V and is Digital Ground)
(VDD = 5 V, Vout = 0.4 V)
IOL
(VDD = 10 V, Vout = 0.5 V)
(VDD = 5 V, Vout = 4.5 V)
IOH
(VDD = 10 V, Vout = 9.5 V)
TTL Mode (VLS ≤ VDD – 4.75 V, VLS = 0 V and is Digital Ground) (VOL = 0.4 V)
IOL
(VOH = 2.4 V)
IOH
1.0
3.0
– 1.0
– 3.0
1.6
– 0.2
mA
—
—
—
—
—
—
Page 4 of 26
www.lansdale.com
Issue A
Share Link: 