MX29L1611 데이터 시트보기 (PDF) - Macronix International
부품명
상세내역
제조사
MX29L1611 Datasheet PDF : 39 Pages
| |||
MX29L1611
byte(word) may be loaded in any order; sequential
loading is not required. If a high to low transition of CE or
WE is not detected whithin 100us of the last low to high
transition, the load period will end and the internal
programming period will start. The Auto page program
terminates when status on DQ7 is '1' at which time the
device stays at read status register mode until the CIR
contents are altered by a valid command sequence.(Refer
to table 3,6 and Figure 1,7,8)
CHIP ERASE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command-80H. Two more "unlock" write cycles
are then followed by the chip erase command-10H.
Chip erase does not require the user to program the
device prior to erase.
The automatic erase begins on the rising edge of the last
WE pulse in the command sequence and terminates
when the status on DQ7 is "1" at which time the device
stays at read status register mode. The device remains
enabled for read status register mode until the CIR
contents are altered by a valid command sequence.(Refer
to table 3,6 and Figure 2,7,9)
Table 5. MX29L1611 Sector Address Table
(Byte-Wide Mode)
A19 A18 A17 A16 A15 Address Range[A19, -1]
SA0 0
0
0
0
0
000000H--00FFFFH
SA1 0
0
0
0
1
010000H--01FFFFH
SA2 0
0
0
1
0
020000H--02FFFFH
SA3 0
0
0
1
1
030000H--03FFFFH
SA4 0
0
1
0
0
040000H--04FFFFH
... ... ...
...
... ................................
SA31 1
1
1
1
1
1F0000H--1FFFFFH
SECTOR ERASE
Sector erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
set-up command-80H. Two more "unlock" write cycles
are then followed by the sector erase command-30H.
The sector address is latched on the falling edge of WE,
while the command (data) is latched on the rising edge
of WE.
Sector erase does not require the user to program the
device prior to erase. The system is not required to
provide any controls or timings during these operations.
The automatic sector erase begins on the rising edge of
the last WE pulse in the command sequence and
terminates when the status on DQ7 is "1" at which time
the device stays at read status register mode. The
device remains enabled for read status register mode
until the CIR contents are altered by a valid command
sequence.(Refer to table 3,6 and Figure 3,4,7,9)
ERASE SUSPEND
This command only has meaning while the the WSM is
executing SECTOR or CHIP erase operation, and
therefore will only be responded to during SECTOR or
CHIP erase operation. After this command has been
executed, the CIR will initiate the WSM to suspend erase
operations, and then return to Read Status Register
mode. The WSM will set the DQ6 bit to a "1". Once the
WSM has reached the Suspend state,the WSM will set
the DQ7 bit to a "1", At this time, WSM allows the CIR to
respond to the Read Array, Read Status Register, Abort
and Erase Resume commands only. In this mode, the
CIR will not resopnd to any other comands. The WSM
will continue to run, idling in the SUSPEND state,
regardless of the state of all input control pins.
ERASE RESUME
This command will cause the CIR to clear the suspend
state and set the DQ6 to a '0', but only if an Erase
Suspend command was previously issued. Erase
Resume will not have any effect in all other conditions.
P/N:PM0511
REV. 2.4, NOV. 06, 2001
10
Share Link: 