AT91SAM9G25-CU(2013) 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

AT91SAM9G25-CU
(Rev.:2013)

AT91SAM ARM-based Embbedded MPU

Atmel Corporation 

6.1 Memory Mapping

A first level of address decoding is performed by the AHB Bus Matrix, i.e., the implementation of the Advanced High

performance Bus (AHB) for its Master and Slave interfaces with additional features.

Decoding breaks up the 4 Gbytes of address space into 16 banks of 256 Mbytes. Banks 1 to 6 are directed to the EBI

that associates these banks to the external chip selects, EBI_NCS0 to EBI_NCS5. Bank 0 is reserved for the addressing

of the internal memories, and a second level of decoding provides 1 Mbyte of internal memory area. Bank 15 is reserved

for the peripherals and provides access to the Advanced Peripheral Bus (APB).

Other areas are unused and performing an access within them provides an abort to the master requesting such an access.

6.2 Embedded Memories

6.2.1

Internal SRAM

The SAM9G25 embeds a total of 32 Kbytes of high-speed SRAM.

After reset and until the Remap Command is performed, the SRAM is only accessible at address 0x0030 0000.

After Remap, the SRAM also becomes available at address 0x0.

6.2.2

Internal ROM

The SAM9G25 embeds an Internal ROM, which contains the SAM-BA® program.

At any time, the ROM is mapped at address 0x0010 0000. It is also accessible at address 0x0 (BMS = 1) after the reset

and before the Remap Command.

6.3 External Memories

6.3.1

External Bus Interface

z Integrates three External Memory Controllers:

z Static Memory Controller

z DDR2/SDRAM Controller

z MLC NAND Flash ECC Controller

z Additional logic for NAND Flash and CompactFlash®

z Up to 26-bit Address Bus (up to 64 MBytes linear per chip select)

z Up to 6 chips selects, Configurable Assignment:

z Static Memory Controller on NCS0, NCS1, NCS2, NCS3, NCS4, NCS5

z DDR2/SDRAM Controller (SDCS) or Static Memory Controller on NCS1

z Optional NAND Flash support on NCS3

6.3.2

Static Memory Controller

z 8-bit, 16-bit, or 32-bit Data Bus

z Multiple Access Modes supported

z Byte Write or Byte Select Lines

z Asynchronous read in Page Mode supported (4- up to 16-byte page size)

z Multiple device adaptability

z Control signals programmable setup, pulse and hold time for each Memory Bank

z Multiple Wait State Management

z Programmable Wait State Generation

z External Wait Request

z Programmable Data Float Time

z Slow Clock mode supported

SAM9G25 [DATASHEET] 28

11032C–ATARM–25-Jan-13

Share Link: