DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STDP4020 데이터 시트보기 (PDF) - Unspecified

부품명
상세내역
제조사
STDP4020
ETC
Unspecified ETC
STDP4020 Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
STDP4020, STDP4010
1. Description
The STDP4020 is a DisplayPort receiver IC for the reception of secure, high-bandwidth uncompressed
digital audio-video signals targeted for applications such as DTV, LCD monitor, projector, and other types
of display systems. STDP4020 is a VESA DP 1.1a and eDP compliant device, implementing a single link
DisplayPort input port comprising four main lanes, auxiliary channel, and HPD. In addition to the
standard HBR (2.7 Gbps) and RBR (1.62 Gbps) speeds, this device supports turbo speed of 3.24 Gbps
per lane with a total link bandwidth of 12.96 Gbps. The higher bandwidth provides unique benefits to
users over other commercial DP receivers for embedded applications by offering additional margin to
support higher color depth, resolution, and refresh rate. For example, STDP4020 supports FHD non-
reduced blanking video (1080p 30-bit color per pixel) at 120 Hz, plus 7.1 Ch audio for two-box TV
applications.The advanced equalizer built in this device offers guaranteed performance over long reach
cables. The auxiliary channel in STDP4020 acts as a bidirectional communication link, supporting
application-specific protocols such as MCCS, DDC, UART, IR, as well as the dedicated DisplayPort link
training and device management functions.
The STDP4020 supports RGB and YUV video color formats with color depth of 12 (YUV 4:2:2 only), 10,
and 8 bits. This device offers LVDS and LVTTL output interfaces configurable to map a wide range of
display controller products. The Quad LVDS interface supports video signals up to 400 MHz pixel rate
with flexible channel and lane swapping options. The 60-bit LVTTL output ports can be mapped to
transfer video data either in two pixels per clock or single pixel per clock up to 330 MHz pixel rate, which
opens up possibilities for 3D applications. The STDP4020 also supports both compressed and
uncompressed audio formats. The extracted audio signal is transferred on a digital audio output bus. This
device comprises four I2S audio output, supporting up to 8 channel LPCM audio and a single wire
S/PDIF output for encoded audio. The STDP4020 features the HDCP 1.3 content protection scheme with
an embedded key option for secure reception of digital audio-video content. In addition, it also supports
the HDCP repeater function and, thus acts as an upstream receiver suitable for two-box TV and
HDMI/DVI converter applications.
The STDP4020 is configurable from an external host controller through I2C host interface. This IC also
includes general-purpose inputs/outputs for controlling system components. The STDP4020 features a
color space converter (RGB to YUV and YUV to RGB) for flexible interface with external video
processing devices.
Doc ID 15885
Page 2 of 7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]