DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AK4480 데이터 시트보기 (PDF) - Asahi Kasei Microdevices

부품명
상세내역
제조사
AK4480
AKM
Asahi Kasei Microdevices AKM
AK4480 Datasheet PDF : 44 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
[AK4480]
MCLK= 256fs/384fs supports sampling rate of 32kHz ~ 96kHz (Table 12). However, when the sampling rate is 32kHz ~
48kHz, DR and S/N will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs.
ACKS bit
MCLK
DR,S/N
0
256fs/384fs/512fs/768fs
114dB
1
256fs/384fs
111dB
1
512fs/768fs
114dB
Table 12. Relationship between MCLK Frequency and DR, S/N (fs = 44.1kHz)
[2] DSD Mode
The external clocks, which are required to operate the AK4480, are MCLK and DCLK. MCLK should be synchronized
with DCLK but the phase is not critical. The frequency of MCLK is set by DCKS bit.
The AK4480 is automatically placed in reset state when MCLK is stopped during a normal operation, and the analog
output becomes AVDD/2 (typ).
DCKS bit
0
1
MCLK Frequency DCLK Frequency
512fs
64fs
768fs
64fs
Table 13. System Clock (DSD Mode)
(default)
MS1146-E-03
- 20 -
2012/01

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]