DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCM69P735ZP2.5 데이터 시트보기 (PDF) - Motorola => Freescale

부품명
상세내역
제조사
MCM69P735ZP2.5 Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
NON–BURST SYNCHRONOUS OPERATION
Although this BurstRAM has been designed for PowerPC–
based and other high end MPU–based systems, these
SRAMs can be used in other high speed L2 cache or
memory applications that do not require the burst address
feature. Most L2 caches designed with a synchronous inter-
face can make use of the MCM69P735. The burst counter
feature of the BurstRAM can be disabled, and the SRAM can
be configured to act upon a continuous stream of addresses.
See Figure 5.
CONTROL PIN TIE VALUES (H VIH, L VIL)
Non–Burst
ADSP ADSC ADV SE1 LBO
Sync Non–Burst,
Pipelined SRAM
H
L
H
L
X
NOTE: Although X is specified in the table as a don’t care, the pin
must be tied either high or low.
K
ADDR
A
B
C
D
W
E
F
G
H
G
DQ
Q(A)
Q(B)
Q(C)
Q(D)
D(E)
D(F)
D(G)
D(H)
READS
Figure 5. Configured as Non–Burst Synchronous SRAM
WRITES
ORDERING INFORMATION
(Order by Full Part Number)
Motorola Memory Prefix
MCM 69P735 XX X X
Blank = Trays, R = Tape and Reel
Part Number
Speed (2.5 = 2.5 ns, 3 = 3.0 ns, 3.5 = 3.5 ns)
Package (ZP = PBGA)
Full Part Numbers — MCM69P735ZP2.5 MCM69P735ZP3
MCM69P735ZP2.5R MCM69P735ZP3R
MCM69P735ZP3.5
MCM69P735ZP3.5R
MOTOROLA FAST SRAM
MCM69P735
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]