ISL59451 데이터 시트보기 (PDF) - Renesas Electronics
부품명
상세내역
제조사
ISL59451 Datasheet PDF : 17 Pages
| |||
ISL59451
coupled to the output. See Table 1 for the S1, S0 selection
states.
High-Impedance State
An internal pull-down resistor ensures the device will be
active with no connection to the HIZ pin. The HIZ state is
established within approximately 25ns by placing a logic
high (>2V) on the HIZ pin. If the HIZ state is selected, the
output impedance is ~2000 (Figure 6). The supply current
during this state is reduced to ~3mA.
Limiting the Output Current
No output short circuit current limit exists on these parts. All
applications need to limit the output current to less than
50mA. Adequate thermal heat sinking of the parts is also
required.
PC Board Layout
The AC performance of this circuit depends greatly on the
care taken in designing the PC board. The following are
recommendations to achieve optimum high frequency
performance from your PC board.
• Use low inductance components, such as chip resistors
and chip capacitors whenever possible.
• Minimize signal trace lengths. Trace inductance and
capacitance can easily limit circuit performance. Avoid
sharp corners; use rounded corners when possible. Vias
in the signal lines add inductance at high frequency and
should be avoided. PCB traces longer than 1" begin to
exhibit transmission line characteristics with signal rise/fall
times of 1ns or less. To maintain frequency performance
with longer traces, use striplines.
• Match channel-to-channel analog I/O trace lengths and
layout symmetry. This will minimize propagation delay
mismatches.
• All signal I/O lines should be routed over continuous
ground planes (i.e. no split planes or PCB gaps under
these lines).
• Put the proper termination resistors in their optimum
location as close to the device as possible.
• When testing, use good quality connectors and cables,
matching cable types and keeping cable lengths to a
minimum.
• Decouple well, using aminimum of 2 power supply
decoupling capacitors (1000pF, 0.01µF), placed as close
to the devices as possible. Avoid vias between the
capacitor and the device because vias adds unwanted
inductance. Larger caps can be farther away. When vias
are required in a layout, they should be routed as far away
from the device as possible.
The QFN Package Requires Additional PCB Layout
Rules for the Thermal Pad
The thermal pad is electrically connected to GND through
the high resistance IC substrate. Its primary function is to
provide heat sinking for the IC.
Maximum AC performance is achieved if the thermal pad is
attached to a dedicated decoupled layer in a multi-layered
PC board. In cases where a dedicated layer is not possible,
AC performance may be reduced at upper frequencies.
• The thermal pad requirements are proportional to power
dissipation and ambient temperature. A dedicated layer
(oftern the ground plane) eliminates the need for individual
thermal pad area. When a dedicated layer is not possible,
a 1”x1” pad area is sufficient for an ISL59451 dissipating
0.5W at +50°C ambient. Pad area requirements should be
evaluated according to the maximum ambient
temperature, the maximum supply current (including worst
case signals + loads), and the thermal characteristic of the
PCB.
© Copyright Intersil Americas LLC 2007. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN6253 Rev 0.00
September 24, 2007
Page 16 of 17
Share Link: 