CDB53L32A 데이터 시트보기 (PDF) - Cirrus Logic

부품명

상세내역

제조사

CDB53L32A

Low Voltage, Stereo A/D Converter

Cirrus Logic 

CS53L32A

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE

(TA = 25 °C; VL = 1.7V - 3.6V; Inputs: logic 0 = GND, logic 1 = VL, CL = 30 pF)

Parameter

SPI Mode

CCLK Clock Frequency

RST Rising Edge to CS Falling

CCLK Edge to CS Falling

CS High Time Between Transmissions

CS Falling to CCLK Edge

CCLK Low Time

CCLK High Time

CDIN to CCLK Rising Setup Time

CCLK Rising to DATA Hold Time

Rise Time of CCLK and CDIN

Fall Time of CCLK and CDIN

Symbol

Min

fsclk

-

tsrs

500

(Note 11)

tspi

500

tcsh

1.0

tcss

20

tscl

66

tsch

66

tdsu

40

(Note 12)

tdh

15

(Note 13)

tr2

-

(Note 13)

tf2

-

Max

6

-

-

-

-

-

-

-

-

100

100

Unit

MHz

ns

ns

µs

ns

ns

ns

ns

ns

ns

ns

Notes: 11. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times.

12. Data must be held for sufficient time to bridge the transition time of CCLK.

13. For FSCLK < 1 MHz.

RST

t srs

CS

CCLK

CDIN

t spi t css

t r2

t scl t sch

t f2

t csh

t dsu t dh

Figure 5. Control Port Timing - SPI Mode

DS513F1

13

Share Link: